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ABSTRACT

In the last decade, the wireless power transfer (WPT) technology has been a popular
topic in power electronics research and increasingly adopted by consumers. The AirFuel
WPT standard utilizes resonant coils to transfer energy at 6.78 MHz, introducing many
benefits such as longer charging distance, multi-device charging, and high tolerance of the
coil misalignment. However, variations in coil coupling due to the change in receiving coil
positions alter the equivalent load reactance, degrading efficiency.
In recent studies, active full-bridge rectifiers are employed on WPT receivers
because of their superior efficiency, controllability, and ability to compensate for detuned
WPT networks. In order to take advantage of those characteristics, the rectifier switching
actions must be synchronized with the magnetic field. In the literature, existing solutions
for synchronizing the active rectifier in WPT systems are mostly not reliable and bulky,
which is not suitable for small receivers. Therefore, a frequency synchronous rectifier with
compact on-board control is proposed in this thesis. The rectifier power stage is designed
to deliver 40 W to the load while achieving full zero-voltage switching to minimize the
loss. The inherent feedback from the power stage dynamics to the sensed signal is analyzed
to design stable and robust synchronization control, even at a low power of 0.02 W. The
control system is accomplished using commercial components, including a low-cost
microcontroller, which eliminates the need for bulky control and external sensing
hardware. This high power density design allows the receiver to be integrated into daily
consumer electronics such as laptops and monitors. Finally, a wide-range and highiv

resolution control scheme of the rectifier input phase is proposed to enable the dynamic
impedance matching capability, maintaining high system efficiency over wide loading
conditions.
In addition, to increase the WPT technology adoption to low-power consumer
electronics, a small wireless receiver replacing conventional AA batteries is developed.
This receiver can supply power to existing AA battery-powered devices while providing
the benefit of WPT technologies to consumers.
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INTRODUCTION

1.1 Wireless Power Transfer Overview
Wireless power transfer (WPT) has been a popular topic in research for decades
and rapidly developed in recent years. WPT is the technology allowing to transfer
electromagnetic energy from the source to the load without the use of cords [1]. The energy
can be transferred through an air gap or other non-conductive media over a distance.
Some of the main benefits that wireless charging introduces are the improved
consumer experience as the hassle from connecting cables is eliminated and the ability to
charge devices at unreachable positions, e.g., body-implanted devices. Because of the
increase in consumer preference for wireless connectivity in recent years, WPT technology
has been rapidly implemented in various sectors, such as consumer electronics, automotive,
and healthcare [2], [3], boosting WPT to a multi-billion dollar industry. Wireless-charging
capable devices range from high-power devices, such as smartphones, headphones, or
laptops [4], to low-power Internet of Things (IoT) devices [1], [5]. In 2018, the WPT
market was worth approximately $5.26 billion and expected to grow to $29.23 billion by
2027 [6]. However, there are some technical problems hampering this technology adoption,
including inefficiency in power transfer, inflexible freedom of movement, and a limited
number of charged receivers. [1]
There are two types of WPT principles, i.e., radiative wireless charging and nonradiative wireless charging (coupling-based wireless charging). Due to the safety concern,
1

non-radiative wireless charging is commonly used in consumer electronics instead of
radiative ones [1]. This work only discusses the latter principle, which is divided into two
categories, i.e., inductive coupling (Qi standard) and magnetic resonance coupling (Airfuel
standard).

1.2 Inductive Power Transfer
The inductive power transfer (IPT) technique utilizes the magnetic induction to
transfer power from the transmitting coil to the receiving coil. When two coils are placed
in proximity to each other, they are magnetically attached and start transferring energy.
More specifically, the magnetic field generated by the alternating current in the
transmitting coil is coupled with the receiving coil. According to Faraday’s law, when the
magnetic flux passes through the surface enclosed by the receiving coil varies in time, an
electromotive force is produced on the coil. When the receiving coil is terminated by a
finite impedance, this force then causes the current to flow through the receiver coil,
transferring power to the load. Because the magnetic field is quickly attenuated in the air
over distance, the power transfer distance is relatively short, meaning coils have to be
tightly coupled [7]. An example of magnetically coupled coils in the IPT system is shown
in Fig. 1.1.
The IPT technology is commonly applied in commercial devices complying with
the Qi standard, a global standard for wireless charging developed by the Wireless Power
Consortium (WPC) in 2011 to ensure the interoperability between Qi-compliant devices,
regardless of the manufacture [8]. The operating frequency ranges from 87 kHz to 205 kHz

2

Fig. 1.1. Illustration of the IPT system [1].

for wireless chargers delivering less than 30 W [8]. Qi aims the end-to-end system
efficiency to be higher than 70% [1].
One of the advantages of the Qi-compliant IPT system is the ability to adjust the
amount of transferred power by changing the operating frequency of the charger. Also,
operating at a lower frequency than that of the counterpart standard simplifies the control
design. The well-developed communication protocol is used to enable the synchronization
and exchange of power level information between the transmitter and receiver [8]. Finally,
the WPT technology used in Qi is more matured than that of other standards as it was one
of the first standards to be established. Due to its benefits, Qi is now the most common
wireless charging standard used in mobile applications, with more than 3700 products
manufactured by popular technology companies, e.g., Samsung and Apple. Examples of
Qi-compliant products using the IPT technology are smartphones, wireless headphones,
and smartwatches.
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However, like every other technology, IPT also has some downsides. Because coils
are not compensated to achieve high quality factors, charging distance must be within the
coil diameter and is typically less than 20 cm [1]. Also, the receiving coil must be strictly
aligned with the transmitter coil in the charging pad to achieve tight coupling, reducing the
tolerance for spatial movement. In addition, the tight coupling technique only allows one
device to be charged at a time, which lengthens the charging time if the user has multiple
devices that need to be charged and only a single charging pad.

1.3 Magnetic Resonance Wireless Power Transfer
Another non-radiative coupling-based WPT technique is the magnetic resonance
coupling. In this technique, resonant coils are used to transfer and pick up electrical energy
through oscillating magnetic fields. The coil resonant frequencies are identical and tuned
by adding corresponding capacitors either in parallel or series with the coil, as shown in
Fig. 1.2.

Fig. 1.2. Illustration of the magnetic resonant WPT [1].
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The capacitance cancels out the coil positive reactance at the operating frequency,
increasing the quality factor [9]. This is one of the impedance matching methods used to
reduce the reactance in the power-delivering path in ac circuits. As a result, a vast majority
of energy is transferred with minimal resistive losses even at a relatively large air gap,
enabling coils to be loosely coupled. This technique was discovered by Nikola Tesla when
he used resonant circuits to enhance his wireless transfer efficiency in an experiment more
than a century ago [9].
A standard named “Airfuel” has been developed by Alliance for Wireless Power
(A4WP) since 2012 to ensure the interoperation between magnetic resonant devices and
compete directly with the Qi standard. This standard requires the operating frequency to
be at 6.78 MHz, which is much higher than that of the Qi standard. 6.78 MHz is the lowest
industrial scientific medical (ISM) band, which means that the electromagnetic radiated
emission (EMI) is not limited, leading to fewer regulatory restrictions [10]. At high
frequencies, passive components and coil sizes are significantly reduced, allowing
designers to build more compact devices. Also, the quality factor tends to increase at higher
frequencies, enhancing coupling efficiencies [10].
Due to the superior characteristics of magnetic resonance, it has unlocked numerous
benefits for the WPT system, which are not feasible with IPT. The receiver can now be
charged with improved spatial freedom, allowing the consumer to continue to use their
devices while charging them. More specifically, the charging distance can be increased up
to 50 mm, and the charging position does not need to be precisely aligned with the charging
coil. This property ultimately increases the user’s experience with WPT technology.

5

The magnetic field from resonant coils is able to penetrate various non-conductive
materials, allowing the transmitter to be mounted underneath of the furniture surface
instead of being drilled into surfaces.
The power transfer efficiency is relatively high. Previous demonstrations in [11]
and [12] show that magnetic resonant WPT systems at 6.78 MHz can deliver 10W and
300W output power, respectively, over a long charging distance with an end-to-end
efficiency of 85%.
Magnetic resonant WPT system can operate at a wide range of output power,
ranging from milliwatt applications [13] to kilowatt applications [14]. Since the Airfuelcompliant WPT system operates at a high frequency, the size of passive components is
substantially reduced, allowing higher power density. Importantly, the loose coupling
mechanism enables multiple devices to be charged concurrently from a single transmitting
coil, which has been demonstrated in many studies [15], [16].
Despite the advantageous characteristics of the loosely-coupled WPT system, there
are many challenges that need to be addressed before this technique can be widely adopted.
One of those challenges is the complexity of the design due to the high operating frequency
and varying coil position. Also, in-band communication is not employed in Airfuel
systems, which is considered as a shortcoming compared to Qi IPT systems [17].

1.4 Magnetic Resonant WPT System Structure
Due to advantageous characteristics of the magnetic resonant coupling technique,
the resonant WPT is investigated and referenced throughout the rest of this thesis. Fig. 1.3
shows a typical structure of the single-receiver resonant WPT. The transmitter is comprised
6
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Fig. 1.3. Structure of a resonant WPT system.

of a dc voltage source, inverter, capacitive tuning network, and transmitting (Tx) coil. If
the input is an ac voltage source, an additional ac-dc converter, e.g., power factor correction
(PFC) and rectifier, is added between the source and the inverter [18]. The receiver consists
of a receiving (Rx) coil, capacitive tuning network, rectifier, dc-dc converter, and load. In
some mobile electronics applications, the dc-dc is the battery charger connected to the
battery. The Rx coil is typically tuned to resonate at the switching frequency to minimize
the reactive power for high efficiency. Also, in some topologies, the impedance matching
network is used between the power stage and coil to maintain high efficiency over a wide
operating range [18], [19]. Thus, there are many possible structures for implementing
resonant WPT systems and Fig. 1.3 only shows the example structure that is used in this
thesis.
The design of the receiver circuitry, including the rectifier power stage and its
control, is the main focus of this thesis. One of the challenges for designing receivers
maintaining high efficiency in resonant WPT systems is the varying load condition. The
solution addressing this issue by using an active rectifier with impedance control will be
analyzed and demonstrated.
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1.5 Summary and Outline
Non-radiative wireless power transfer works by transferring energy through the
magnetic field between coupled coils. It is divided into two categories: inductive WPT and
magnetic resonant WPT. The IPT utilizes the tightly coupled technique that has a short
charging distance, restricted spatial movement, and one-to-one charging capability. On the
other hand, the resonant WPT uses capacitors to compensate for coil inductance, enabling
coils to be loosely coupled. The benefits of this system include long charging distance,
flexible coil orientation, and multiple-receiver charging capability. The resonant WPT used
in consumer electronics is regulated by the Airfuel standard that requires the system to
operate at 6.78 MHz, introducing both advantages and challenges to the design.
Following the introduction is the literature review in Chapter 2 describing the most
significant issues in magnetic resonant WPT systems. The pros and cons of previous
solutions to these issues are discussed. The benefits and lack of resonant WPT
implementation in low-power consumer devices are pointed out. Designs for a highlyefficient GaN-based active rectifier and low-power receiver are proposed to address those
issues.
Chapter 3 presents the structure and design process of an AA-battery-sized receiver
for low-power consumer electronics. Chapter 4 is focused on designing a GaN-based
synchronous active rectifier for high-power applications. It describes the circuit topology,
models steady-state operations, and proposes the optimization procedure for designing the
power stage. Also, a stable and compact control system is presented. Following this,
Chapter 5 details open-loop and closed-loop experiments that are carried out to validate the
8

proposed highly-efficient rectifier power stage and control scheme. Finally, Chapter 6
concludes research outcomes, summarizes achievements, and provides future work for
improving the design.
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LITERATURE REVIEW

2.1 Impedance Matching
Fig. 2.1 and Fig. 2.2 show an ac equivalent circuit of a series-series resonant WPT
system shown in Fig. 1.3. 𝑍𝑟𝑒𝑐 = 𝑗𝑋𝑟𝑒𝑐 + 𝑅𝑟𝑒𝑐 is the equivalent load (rectifier) impedance.
The output impedance 𝑍𝑜 denotes the impedance seen by the output. 𝑍𝑠 = 𝑅𝑠 + 𝑗𝑋𝑠 =
𝑅𝑠 + 𝑗(𝜔𝐿𝑠 − 1/𝜔𝐶𝑠 ) is the secondary open-circuit impedance. The power transfer
efficiency is maximized when the equivalent load reactance 𝑋𝑟𝑒𝑐 cancels out the secondary
reactance 𝑋𝑠 and the load resistance 𝑅𝑟𝑒𝑐 is set to an optimal value 𝑅𝑟𝑒𝑐,𝑜𝑝𝑡 =
𝑅

𝑠
√𝑅𝑠2 + 𝑅 (𝜔𝑠 𝑀)2 [20-22]. Therefore, the impedance matching conditions for maximizing
𝑝

the WPT system efficiency are 𝑋𝑟𝑒𝑐 = −𝑋𝑠 and 𝑅𝑟𝑒𝑐 = 𝑅𝑟𝑒𝑐,𝑜𝑝𝑡 .

1/jωCp Rp
Ip
Vin

M

Is

Rs

1/jωCs
+
Zo Zrec
Vs

Zin
Lp Ls

-

jXrec
Zrec
Rrec

Fig. 2.1. AC equivalent circuit of a series-series resonant WPT based on the first
harmonic approximation.
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Ip Is

Zo
jωMIp

Zin
-jωMIs

+
Zrec
Vs

jXrec
Rrec

Zrec

Fig. 2.2. AC equivalent circuit using two dependent sources to model the coupling two
coils.
As previously mentioned, one of the advantages of WPT via magnetic resonant
coupling is the ability to change the charging distance and coil spatial position due to
loosely-coupled coils. However, this benefit introduces a challenge in the system design.
When the transmission distance is changed away from the originally designed value the
coupling between coils is also changed, leading to different 𝑅𝑟𝑒𝑐,𝑜𝑝𝑡 and 𝑍𝑟𝑒𝑐 .
Consequently, the load reactance 𝑋𝑟𝑒𝑐 is not completely canceled out by the secondary
reactance 𝑋𝑠 and the load resistance 𝑅𝑟𝑒𝑐 is different from 𝑅𝑟𝑒𝑐,𝑜𝑝𝑡 . Thus, the power transfer
efficiency is drastically decreased [23], [24].
In addition, most portable WPT systems are used to charge Li-ion batteries inside
mobile devices. These batteries are typically charged at constant current and then charged
at constant voltage when the maximum cell voltage is reached [25]. Because of this
capacity-dependent charging process, the battery load can be considered as a variable load,
which also results in impedance mismatch in the WPT system.
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Therefore, in order to improve the overall efficiency of WPT systems under
dynamic loading impedance due to varying load and coil coupling, numerous solutions for
matching impedance (𝑋𝑠 = −𝑋𝑟𝑒𝑐 , 𝑅𝑟𝑒𝑐 = 𝑅𝑟𝑒𝑐,𝑜𝑝𝑡 ) have been proposed in previous
research. These solutions can be divided into four main categories: (1) hardware
modification, (2) frequency tracking, (3) impedance matching network, and (4)
synchronous active rectifier.

2.1.1 Traditional Techniques
In the first impedance matching approach, hardware modification, the physical
hardware of the system is modified to achieve the optimal operating point where the
impedance is matched. The work in [26] proposes a transmitter coil consisting of multiple
sub-coils with various radii. Depending on the separation distance, the transmitting coil
radius resulting in the optimal coupling coefficient is electronically selected to maximize
the system efficiency. Verified by experiments, the digital transmitting coil increases the
efficiency from 12% to 20% compared to that of the detuned coil with a constant radius
when the transfer distance is four times the receiving coil radius [26]. This approach does
not require the additional lossy circuitry and complex mathematical analysis. However, the
coil system is too bulky to be implemented in portable electronic devices, and the number
of available impedance-matching points is limited by hardware.
In the frequency tracking approach, the transmitter operating frequency 𝑓𝑠 is the
control parameter, which is dynamically swept to find the impedance-matching operating
point [27-29]. The work in [27] utilizes a reflection power detector on the primary side to
detect the reflection level at the transmitter, facilitating frequency selection. During the
12

frequency tracking mode, the switching frequency is swept by 10 kHz steps between 6.17
MHz and 6.78 MHz to find the optimal frequency resulting in the minimum reflection
(𝑋𝑠 = −𝑋𝑟𝑒𝑐 ) [27]. However, changing the transmitter switching frequency is not always
practical, especially in an Airfuel-compliant WPT system, where the allowed operating
frequency is strictly limited to 6.78 MHz ± 15 kHz.
Impedance matching network (IMN) is a common circuit used in WPT systems for
improving efficiency. The network is implemented using passive components in various
configurations and can be divided into two types, adaptive and non-adaptive IMN.
Non-adaptive IMNs do not dynamically change impedance, but they can mitigate
the negative effect of varying loading conditions by improving the static design. Capacitive
IMNs consisting of parallel and series capacitors are widely used in WPT systems [30].
The series-parallel (SP) IMN on the receiver, shown in Fig. 2.3a, helps increase the system
immunity to the load variation. In contrast, the parallel-series (PS), shown in Fig. 2.3b, is
more effective in reducing the effect of the cross-coupling between adjacent receiving coils
[30]. As a result, non-adaptive IMNs improve the average system efficiency for various
loading conditions. Compared to adaptive IMNs, non-adaptive IMNs reduces the number
of passive components and eliminates microcontrollers, resulting in more board space and
lower loss. The shortcoming of this approach is the lack of ability to achieve optimization
at individual operating points across the varying loading impedance.
In the adaptive IMN approach, a tunable impedance matching network consisting
of passive components is employed to achieve high efficiency across a wide distance
variation [19, 23, 31]. These networks are dynamically reconfigured according to the
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Fig. 2.3. Equivalent circuits of the receiver with (a) the SP IMN, and (b) the PS IMN.

equivalent load impedance using microcontrollers. The algorithm programmed in the
controller computes the optimal combination of passive component and selects them by
turning on corresponding electric relays. IMNs can be added to only the transmitter or to
both sides. References [31] and [19] utilize the L-type matching impedance network on the
primary side. Whereas, the work in [23] implements the capacitor matrix circuit in both
transmitter and receiver to realize range-adaptive WPT systems. Recently, more complex
automatic impedance matching techniques have been studied, including a technique where
integrated machine learning is used to control the impedance-matching network
automatically [33]. The superior property of adaptive IMNs is the ability to adjust the
system impedance precisely. However, the drawback of this approach is the large board
space occupied by idle relays and passive components. If inductors are used in IMNs,
inductor winding and core losses can be considerable.
All the mentioned approaches have a few similar disadvantages. They require large
space (except the non-adaptive IMN), which is not feasible to implement in small consumer
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electronics. Although non-adaptive IMNs are not bulky, this impedance matching approach
only improves the average efficiency rather than optimizing individual operating points.

2.1.2 Phase-shift Control Technique Using Active Rectifiers
The final approach, which is used in this work, utilizes the synchronous full-bridge
active rectifier on the receiver side instead of a traditional diode full-bridge rectifier due to
its superior properties, including high efficiency and impedance regulation ability. An
example circuit schematic of the full-bridge rectifier used in resonant WPT systems is
shown in Fig. 2.4. The rectifier phase angle 𝜙𝑣𝑠 ,𝑖𝑠 is defined as the phase difference between
zero-crossing points of the secondary voltage 𝑣𝑠 and secondary current 𝑖𝑠 . Since the
equivalent load impedance depends on 𝜙𝑣𝑠 ,𝑖𝑠 , changing 𝜙𝑣𝑠 ,𝑖𝑠 alters the equivalent load
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Fig. 2.4. Example circuit schematic of the full-bridge active rectifier in resonant WPT
systems.
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impedance 𝑍𝑟𝑒𝑐 . When 𝑣𝑠 and 𝑖𝑠 are in phase, the equivalent load is purely resistive. In
contrast, the non-zero rectifier phase angle introduces a reactive part in the equivalent load.
As demonstrated in many studies, using active rectifiers gives designers the ability to
control 𝜙𝑣𝑠 ,𝑖𝑠 by adjusting gate signal timing, leading to controlling the equivalent load
impedance [20, 32-34].
In the previous study [34], the input phase of the rectifier is the only control
parameter, which cannot be used to control load reactance and resistance separately.
Consequently, the maximum efficiency is not reached. The work in [20] utilizes another
control parameter, i.e., the rectified voltage 𝑉𝑟𝑒𝑐 , to provide an additional degree of design
freedom enabling separate control of the equivalent load impedance. A dc-dc converter is
cascaded between the rectifier and the load regulating the output voltage to meet the device
voltage requirement. The rectified voltage is adjusted by either changing the rectifier duty
cycle or dc-dc converter duty cycle [20]. The benefit of this technique is the impedance
matching ability via the phase shift and rectified voltage over a wide range of loading
conditions. The work in [35] was able to increase the power transfer efficiency in a 6.78
MHz WPT system by 10% compared to a system using traditional diode rectifiers by using
the phase-shift control technique.
At the allowed operating frequency of 6.78 MHz in the Airfuel standard, the
rectifier switching loss in the hard-switching mode takes a considerable portion of the total
loss hampering the system’s overall efficiency because it is directly proportional to the
switching frequency. Therefore, the soft-switching technique is preferable to operate active
rectifiers in the AirFuel-compliant WPT system to eliminate the vast majority of the
16

switching loss. This thesis adopts an advanced full-bridge active rectifier proposed in [32],
which has a resonant tank at the input assisting the zero-voltage-switching operation of the
rectifier.

2.2 Frequency Synchronization of Active Rectifier
Although there are many benefits of using active rectifiers in WPT systems, a
challenge arises in controlling the active rectifier, especially in megahertz applications. In
order to ensure the proper phase-shift operation of the active rectifier, driving signals of
the rectifier must be locked with the receiver current with a constant offset in steady-state.
In order words, its switching actions have to be synchronized with the generated magnetic
field or, equivalently, synchronized with the inverter switching actions. The gate signals of
the rectifier and inverter are locked in phase with a constant phase offset in steady-state,
resulting in an equal frequency of 6.78 MHz. However, there is no electrical connection
between the transmitter and receiver to facilitate the synchronization requirement, making
simple wire synchronization infeasible. Therefore, synchronization of active rectifiers used
in WPT systems needs to be solved in order to implement the phase-shift control technique
for impedance matching.
At low frequencies, synchronization has been demonstrated using additional
signaling hardware [36], magnetic field sensing [37], or phase-locked loops (PLL) [38, 39].
The first synchronization approach is depicted as a block diagram in Fig. 2.5. Additional
hardware is added to both sides to sample the primary current 𝑖𝑝 and secondary voltage 𝑣𝑠
to measure the phase difference between switching actions of the inverter and rectifier. The
phase information is then transferred between two sides via ISM RF signals using
17

Receiver

Transmitter

is

Inverter
DC
Voltage
Source

M

Tuning
Network

Tuning
Network +

Active
Rectifier

vs
Tx coil

Control

GPS/CDMA
receiver

Rx coil
Sensing
Circuit

Sensing
Circuit

Communication
Module

ISM RF signals

Control

Communication
Module

GPS/CDMA
receiver

Atomic
Clock

Sample trigger signals

Load

Atomic
Clock

Sample trigger signals

Fig. 2.5. Block diagram of the synchronization approach using additional signaling
hardware.
communication modules. Synchronous sampling of 𝑖𝑝 and 𝑣𝑠 is required to ensure the
synchronous operation of the inverter and rectifier. However, samplers cannot be locked
from a common source since they are located separately in the transmitter and receiver. To
address this issue, [36] utilizes either satellite synchronization signals or on-board atomic
clocks as trigger signals for samplers. A GPS/CDMA receiver is required for receiving
satellite synchronization signals, and on-board clock sources require periodic calibrations
to account for a small discrepancy in frequency [36]. However, this synchronization
approach is generally bulky and expensive because of the required additional hardware for
sensing, wireless communication, and synchronous sample trigger signals.
In [37], a sensing coil is placed between the transmitting and receiving coils to
extract the magnetic field frequency based on the induced voltage, as shown in Fig. 2.6.
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Fig. 2.6. Block diagram of the synchronization approach using magnetic sensing.

This method requires analyzing the sensing coil position and designing a compensator
because the secondary current also affects the sensed induced voltage. When the coupling
coefficient is reduced by 50%, causing the system to not synchronize accurately, the phase
error ramps up to more than 20% [37]. This method depends on a pre-measured coupling
coefficient, which defeats the spatial freedom of using the magnetic resonance WPT
system. Also, the sensing coil adds an extra cost and may be too large to be installed in
consumer electronics.
The third method is to synchronize rectifier switching actions to a local signal
depending on the WPT magnetic field, as shown in Fig. 2.7. The PLL-based
synchronization controller samples the sensed signal and generates a feedback signal that
is phase-locked to the sensed signal, resulting in equal frequencies. That feedback is also
used to drive the switching actions of the rectifier, synchronizing the rectifier operation to
the magnetic field (transmitter operation). The PLL controller has been successfully
demonstrated at low frequencies by employing the commercial FPGA development board
or DSP [33, 38, 39].
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In [33], the secondary current 𝑖𝑠 is sensed to generate a reference signal fed to an
FPGA. The FPGA outputs synchronous PWM signals controlling the power stage.
However, the sensed current is relatively small at low power levels, making it susceptible
to noise. Furthermore, the zero-crossing point of 𝑖𝑠 is in proximity to the rectifier switching
time, leading to the undesired interference of switching noise in the signal detection. Thus,
the secondary current is not preferred for the sensed signal. Another sensed signal, the
voltage across the secondary tuning capacitor 𝑣𝑐𝑠 , has been used in [38, 39]. The capacitor
voltage is typically 90° out of phase with the rectifier switching actions, improving the
immunity to the switching noise [39].
Therefore, the synchronization approach based on PLL techniques with the sensed
signal 𝑣𝑐𝑠 is adopted in this thesis due to its robustness in synchronization performance,
even at low power. The ultimate goal is to design the first PLL-based synchronization
controller for active rectifiers in 6.78 MHz resonant WPT systems by utilizing compact
commercial components, including a low-cost microcontroller. The controller must have
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an ability to synchronize the rectifier at steady-state and dynamically adjust the rectifier
phase angle to regulate the load impedance.
Despite the mentioned benefits, the complex analysis of the control loop gain
introduces a challenge of this synchronization technique. The sensed signal 𝑣𝑐𝑠 not only
depends on the transmitter operation but also is impacted by the receiver operation,
resulting in an inherent feedback loop from the rectifier power stage to the input of the
synchronization system. In other words, the synchronous gate drive signals used to drive
the rectifier changes the power stage dynamics, leading to a modification in operating
waveforms, including the sensed capacitor voltage. Without considering this inherent
feedback in the control design, the system may be unstable. The recent study in [39]
addresses this issue by establishing an analytical framework based on discrete-time
techniques to model this feedback when designing the dynamic behavior of the
synchronization control. However, the method does not include modeling of the effects of
ZVS intervals. An extended version of this modeling method is proposed in this thesis,
where details of the ZVS dynamics during the converter deadtime are accounted for to
improve the model accuracy.

2.3 Low-power Wireless Power Receiver
In addition to tens of watts applications that are the focus of recent WPT studies,
the global electronics market consists of a large portion of low-power battery-operated
consumer devices. According to [40], there are more than 900 million devices that use
household-type batteries. These batteries come in various sizes, of which AA size is the
most common. More importantly, 51% of batteries in Europe are made of alkaline
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manganese, which is not rechargeable and toxic for the environment [41]. Over three
billion batteries end up in landfills each year in the U.S. [42]. Also, non-rechargeable
batteries must be replaced frequently, which is a hassle and not feasible in some cases.
Consequently, replacing household batteries causes inconvenient consumer experiences
and substantial environmental problems. Therefore, the WPT technology becomes a
promising solution to solve this issue by extending the battery life or completely replacing
them in low-power consumer devices. As a result, the adoption of WPT technology is
driven by the predominance of small battery-powered consumer electronics in the
electronics market.
There are only a few studies on the implementation of the resonant magnetic WPT
technique in AA battery-powered consumer devices. Most of them focus on medical
devices implanted in the human body [2] or placed in unreachable positions [13], where
WPT is the only feasible option to power those devices. In [43], an AA-battery sized energy
transducer is developed to convert mechanical energy into electrical energy by leveraging
magnetic induction. The principle of this product is similar to that of the power receiving
unit (PRU) in the WPT system, but instead of using the transmitter as the energy source, it
uses the resonant mechanical movement of a local permanent magnet. More specifically, a
vibrating permanent magnet inside the transducer housing generates an alternating
magnetic field passing through the receiving coil wound around the magnet [43]. However,
most AA-battery-powered devices operate in a stationary state, meaning the input vibration
of the magnet is zero. Also, [43] is designed for RF transmission systems that require only
a micro power source, which is not sufficient to supply the power needed for consumer
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electronics. The structure and principle of this transducer are worth investigating to design
the PRU replacing the standard AA battery in the WPT system.
Another interesting product from Ossia called “Forever Battery” is claimed to be a
wireless rechargeable AA battery [42]. Since the product is not available in the market yet,
the internal structure remains unknown, but the physical shape and basic principle are
revealed. It has the form factor of a standard AA battery and can be charged wirelessly
from radio waves at 2.4 GHz. Those waves are transmitted from separate transmitters
installed inside the house to antennas mounted inside the product. According to the
company, the transmitter can track the receiver position and broadcast RF signals directly
to the device, even when the device is moving. Due to the lack of available technical
information about this product, its theoretical principle cannot be validated.

2.4 Summary and Motivation
Loosely-coupled WPT systems offer greater spatial freedom of charging location,
which is desirable for consumer electronics applications but also introduces a great
challenge in design. Variations in coupling due to the spatial location of the receivers, or
the presence of conductive elements in the field may alter the transmitter load reactance,
degrading efficiency. One of the promising solutions is to use active rectifiers with the
impedance-regulation capability to compensate for varying operating conditions and retune
the network to maximize end-to-end WPT efficiency. In addition, GaN FETs dissipate less
loss than diodes because of their low on-resistance and parasitic capacitance.
In order to regulate the impedance and achieve high efficiency, the rectifier must
first synchronize its switching actions to the WPT field, then dynamically vary its phase to
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cancel out the reactive impedance. Synchronization techniques using signaling hardware
and magnetic field sensing may be too large for daily consumer applications. The PLL
technique offers robust synchronization with small required additional hardware but has
not been designed in a compact form for Airfuel WPT systems. Also, there exists inherent
feedback from the power stage dynamics to the sensed signal that must be analyzed when
designing the synchronization control.
In this thesis, an improved modeling approach of the synchronization loop
dynamics that accounts for the resonant interval and the state-dependent switching actions
is proposed using generalized discrete-time state-space techniques. In addition, the
parasitic elements of various power transistors and passive components are included in the
converter model to facilitate the component selection process and find the optimal
operating condition yielding the highest efficiency. A compact PLL synchronization
control network using low-profile commercial components is designed and demonstrated.
A review of WPT applications shows that the magnetic resonant WPT has not been
widely adopted in low-power consumer electronics. Implementing WPT technologies into
those devices will potentially accelerate the WPT adoption and unlock many benefits for
customers and the environment. This thesis proposes an innovative design of the AAbattery-sized PRU that can be used to replace standard AA batteries and enable wireless
charging capability for existing consumer low battery-powered applications.
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WIRELESS POWER RECEIVING UNIT FOR AA-BATTERYPOWERED DEVICES

In this chapter, an AA-battery-sized wireless power receiving unit (AAPRU) is
developed to replace conventional AA batteries. The design goal is to build a compact
wireless PRU that can fit in the existing AA battery holder and supply enough power to the
device. For protecting the AAPRU from overvoltage and extending the operating range, an
automatic tuning scheme is added to the circuit. The detailed structure and power stage
model are discussed in this chapter.

3.1 Overall Structure and Principle
The proposed AAPRU is used to store the energy received from the transmitter in
a small rechargeable battery and supply power to the electronic device. Fig. 3.1b illustrates
the 3D model of the assembled AAPRU prototype in the similar shape of the AA battery
model shown in Fig. 3.1a. Fig. 3.1c shows the exploded view of the AAPRU structure
consisting of four main components: 1) receiving coils, 2) power management circuit, 3)
electromagnetic interference (EMI) shield, and 4) inner and outer housings.
The fundamental principle of the AAPRU is described as follows. When the
alternating magnetic flux passes through the coil’s closed area, an ac voltage is induced in
the loop, according to Faraday’s law of electromagnetic induction. The induced voltage
forces an alternating current to flow through the Rx coil. The power management circuit,
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Outer housing

Receiving coils
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EMI shield
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Power management circuit

(c)
Fig. 3.1. 3D models of (a) an AA battery, (b) complete, and (c) disassembled AAPRU
prototype.
shown in Fig. 3.2, consists of the tuning network, diode rectifier, and battery charging IC,
back-up battery, and dc-dc converter. The tuning network sets the resonance frequency of
the Rx coil, which is near the operating frequency. The diode rectifier is used to convert ac
currents into dc currents supplying power to the load. The IC regulates the charging
characteristics of a small rechargeable battery. The back-up battery is used to ensure a wellregulated voltage and continuous power supply to the load when the consumer device is
moved out of the magnetic field. Finally, the dc-dc converter steps down the battery voltage
to the required value, which typically is 1.5V for AA batteries. Inner and outer housings
are used for protecting electronic components, supporting the coil structure, and creating
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Fig. 3.2. Simplified block diagram of the power management circuit of the AAPRU.

the overall cylindrical shape for the AAPRU. A flexible ferrite sheet is wrapped around the
inner housing to protect the circuit from the EMI by redirecting stray magnetic flux away
from the printed circuit board (PCB).

3.2 Receiving Coil
Typical consumer electronics applications like smartphones are generally
wirelessly charged while placed flat on the charging pad. That means the magnetic flux
flows through embed receiving coils predominately at an angle of 90°, which favors the
planar-spiral coil structure. However, the proposed AAPRU has a cylindrical shape
allowing it to be placed in the battery holder at any angle. This physical structure provides
great convenience for users but also introduces a challenge in designing a coil that must
maintain strong coupling in the full rotational range. A dual-coil structure is proposed to
address this issue.
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3.2.1 Receiver Coil Structure
Fig. 3.3 shows the proposed dual-coil structure consisting of two identical
rectangular coils placed perpendicular to each other. These coils have overlapped
longitudinal x-axes and separate leads. They are connected to two different diode rectifiers
on the PCB, as shown in Fig. 3.4, allowing ac in each coil to be rectified separately. As a
result, the combined output current stays nearly constant when the AAPRU is rotated
around the x-axis. The position where the AAPRU’s x-axis is placed perpendicular to the
ground is not considered in this work as it is not common in consumer devices.
The close-up geometry of an exemplary individual coil is shown in Fig. 3.5, where
𝑤, 𝑙, and ℎ are the width, length, and height of the coil, respectively. 𝑁𝑡𝑢𝑟𝑛 is the number
of turns, 𝑝 is the pitch between adjacent turns, and 𝑑 is the diameter of the wire. The
rectangular shape is chosen to maximize the coil’s enclosed area by utilizing the outer
boundary of the battery volume. Without magnetic cores, there is a substantial space in the

x

Fig. 3.3. Dual-coil structure of the receiving coils.
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Fig. 3.4. Block diagram of the AAPRU power management circuit connected with
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Fig. 3.5. Geometry of the proposed individual coil in (a) top view and (b) side view.
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center for placing the power management system. The windings are made of one layer of
round copper wire uniformly wound around a cylindrical housing. The windings are coated
with a thin enamel insulation layer. For simplicity, the coil curvature on the side is
neglected. This assumption is justified when the coil height is much smaller than the
housing diameter.

3.2.2 Induced Voltage
The magnetic field generated from the transmitter coil is assumed to be uniform
over the coil winding area 𝐴 = 𝑤𝑙. According to Faraday’s law of induction, the induced
voltage 𝑣𝑚 of the individual Rx coil is dependent on the rate of change of magnetic flux
passing through the loop interior
𝑑𝛷𝐵 (𝑡)
.
𝑑𝑡

(3.1)

⃗ ∙ 𝐴 = 𝐵𝐴𝑐𝑜𝑠𝜃,
𝛷𝐵 (𝑡) = 𝐵

(3.2)

𝑣𝑚 (𝑡) = −𝑁𝑡𝑢𝑟𝑛
The magnetic flux 𝛷𝐵 is

⃗ and
where 𝐵 is the magnetic flux density, 𝐴 is the coil area, and 𝜃 is the angle between 𝐵
the normal area vector, 𝐴, as labeled in Fig. 3.6.

B
A
θ

x

Fig. 3.6. Magnetic flux through the coil area.
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For a single rectangular coil, when the coil is positioned so that 𝐴 is parallel to the
charging surface, 𝜃 = 90° or 270°, the magnetic field normal to the coil surface is zero.
As a result, there is no magnetic flux flowing through the receiver coil enclosed area,
leading to zero induced voltage. That means the AAPRU with a single rectangular coil
does not work in the full range of 𝜃. The plot in Fig. 3.7 demonstrates zero induced voltage
magnitude at 𝜃 = 90° and 270°.
Adding the second coil in the dual-coil setup helps maintain the substantial total
flux going through the coil enclosed surface at these “dead angles.” Fig. 3.8 shows the
magnitude of 𝑣𝑚 (𝑡) in two example coils with varying 𝜃. At 𝜃 = 90° or 270°, where
|𝑣𝑚1 (𝑡)| is zero, |𝑣𝑚2 (𝑡)| is maximum, indicating that the total induced voltage from two
coils at these operating angles is non-zero.

Fig. 3.7. Simulated induced voltage magnitude with varying θ in an example single
rectangular coil.
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Fig. 3.8. Simulated induced voltage magnitude in open-circuited dual coils.

3.2.3 Coil Inductance
The self-inductance of a coil is affected by nearby conductive objects [44]. Since
two coils are placed close to each other, the presence of the other coil needs to be taken
into account when calculating the coil inductance. The finite-element method (FEM)
simulation is utilized to examine this effect. Fig. 3.9a and Fig. 3.9b show the simulated
magnetic flux distribution from two identical example coils excited with the same current.
Coil A (Fig. 3.9a) is placed in free space, and coil B (Fig. 3.9b) is placed in the dual-coil
setup. The simulated magnetic flux distribution from two coils is nearly identical,
indicating that their inductance values are the same.
The equation in [45] is used to calculate the inductance of the rectangular coil
2
𝐿 = 𝑁𝑡𝑢𝑟𝑛

𝜇𝑜 𝜇𝑟
𝑙 + √𝑙 2 + 𝑤 2
[−1.75(𝑤 + 𝑙) + 2√𝑙 2 + 𝑤 2 − 𝑙 𝑙𝑛 (
)
𝜋
𝑤
(3.3)
− 𝑤 𝑙𝑛 (

𝑤+

√𝑙 2
𝑙

+

𝑤2

) + 𝑙 𝑙𝑛 (
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Fig. 3.9. Simulated magnetic flux distribution from example coils.
where 𝜇𝑜 = 4𝜋 × 10−7 H/m is the permeability of free space and 𝜇𝑟 = 1 is the relative
permeability.

3.2.4 Coil Capacitance
The receiving coil is designed with a minimal pitch to minimize the coil volume,
meaning that coil turns are in proximity to each other. Consequently, the parasitic
capacitance between adjacent turns must be modeled to accurately calculate the equivalent
impedance of the coil at 6.78 MHz. The capacitance model of a single-layer rectangular
coil is shown in Fig. 3.10, where 𝐶𝑡 is the turn-to-turn capacitance. Note that the parasitic
capacitances between nonadjacent turns are neglected in the model.
An analytical approach established in [46] is used to calculate 𝐶𝑡 where the effect
of the insulation coating on windings is also taken into account,
𝐶𝑡 =

2𝜋𝜖0 (𝑤 + 𝑙)

,

ln (𝐹 + √𝐹 2 − (1 + 𝑡/𝑟)2/𝜖𝑟 )
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(3.4)

Lt

Lt

Rt

Lt

Rt

Ct

Ct

Rt
Ct

Fig. 3.10. Parasitic capacitance model of the rectangular coil.

where,
𝐹=

𝑝/𝑑
1−1/𝜖𝑟
𝑡
(1 + 𝑐𝑜𝑎𝑡
)
𝑟

(3.5)

𝑡𝑐𝑜𝑎𝑡 is the thickness of the insulation coating, 𝜖0 is the permittivity of free space, 𝜖𝑟 is
the permittivity of the coating, and 𝑟 is the wire radius.
From the circuit in Fig. 3.10, the equivalent RLC model of the Rx coil is shown in
Fig. 3.11a. From that, an equivalent RL model shown in Fig. 3.11b is obtained, which is
the final model used to calculate the coil equivalent inductance 𝐿𝑠 at 6.78 MHz.
Equivalent parameters are calculated as follows,
𝐿 = 𝑁𝑡𝑢𝑟𝑛 𝐿𝑡 ,

(3.6)

𝑅 = 𝑁𝑡𝑢𝑟𝑛 𝑅𝑡 ,

(3.7)

𝐶=

𝐶𝑡

.

(3.8)

1
.
𝜔2𝐶

(3.9)

𝑁𝑡𝑢𝑟𝑛 − 1

𝐿𝑠 = 𝐿 −
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A

L

R

B

A

C

Ls

Rs

B

(a)
(b)
Fig. 3.11. (a) RLC model, and (b) RL model of the Rx coil.

3.2.5 Coil Resistance
At 6.78 MHz, the winding resistance of coils with a small wire cross-sectional area
is large, and significantly increased due to the skin and proximity effect, deteriorating the
system efficiency. The skin effect is the phenomenon where the alternating current
concentrates on the conductor surface instead of uniformly distributing the entire conductor
cross-section, resulting in a smaller effective conducting area and increased copper
resistance. The skin depth 𝛿 is defined as the distance measured from the conductor’s outer
layer to an inner level, where most of the alternating current is constrained [47],
𝛿= √

𝜌
.
𝜋𝑓𝑠 𝜇𝑟 𝜇0

(3.10)

Proximity effect occurs in an array of closely-placed conductors carrying ac
currents, e.g., the proposed coil. The magnetic field generated from an alternating current
in one turn induces eddy currents on adjacent turns, altering the current distribution.
Consequently, the ac copper resistance 𝑅𝑎𝑐 is increased significantly and proportional to
the current frequency. Based on Dowell’s approximation approach for finding 𝑅𝑎𝑐 [48],
which has been validated in many studies [49], [50], the inductor ac resistance due to the
skin and proximity effect is obtained
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𝑅𝑎𝑐

𝑒 2𝛼 − 𝑒 −2𝛼 + 2 sin(2𝛼) 2(𝑚2 − 1) 𝑒 𝛼 − 𝑒 𝛼 − 2 sin(𝛼)
= 𝑅𝑑𝑐 𝛼 { 2𝛼
+
}.
𝑒 + 𝑒 −2𝛼 − 2 cos(2α)
3
𝑒 𝛼 + 𝑒 𝛼 + 2 sin(𝛼)

(3.11)

The factor 𝛼 is
3

3

𝜋 4 𝑑2
𝛼=( )
,
4 𝛿 √𝑝

(3.12)

where 𝑅𝑑𝑐 = 𝜌𝑙𝑤 /𝐴 is the coil dc resistance, 𝑙𝑤 is the winding length, 𝐴 is the crosssectional area of the coil, and m is the number of layers of the winding.

3.3 Multiphase Voltage-Doubler Diode Rectifier Modeling
A two-phase voltage-doubler diode rectifier is used to convert ac flowing through
each Rx coil into dc to supply power to the battery charger IC. Fig. 3.12 shows the circuit
schematic of the proposed rectifier. Diode rectifiers are preferred over active rectifiers in
this application because of their small volume, and simple design as gate drivers are not
needed. The second phase leg of the rectifier is connected to an additional transistor 𝑄1

is(t)
Ls
+
vm(t)
-

Rs

Cs1

is1(t)
+
vs1(t)
-

Cs2 i (t)
s2
Q1

D2
D1

D4
D3

io(t)
+
Crec

Vrec
Rload,e
+
vs2(t)
-

-

Fig. 3.12. Proposed diode rectifier circuit with an automatic tuning network.
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used for the tuning mechanism, which is discussed in the next section. During normal
operation, 𝑄1 is turned off, allowing both phase legs to deliver power to the load. The
induced voltage 𝑣𝑚 (𝑡) from a constant-current transmitter [18] is modeled as the input
source for the rectifier circuit. 𝐿𝑠 , 𝑅𝑠 , and 𝐶𝑠,𝑖 are Rx coil inductance, equivalent series
resistance (ESR), and tuning capacitance in phase leg 𝑖. 𝑖𝑠 (𝑡) is the secondary (input)
current, 𝑣𝑠1 (𝑡) and 𝑣𝑠2 (𝑡) are the switch node voltages.
To simplify the design, tuning capacitors 𝐶𝑠1 and 𝐶𝑠2 are set to be equal. Also,
diodes used in each rectifier are identical, resulting in similar switch node voltages 𝑣𝑠1 (𝑡)
and 𝑣𝑠2 (𝑡). Leveraging this similarity, only the top phase leg is analyzed. The example
waveforms in the top phase leg are shown in Fig. 3.13. There are four intervals per period.
Intervals I and III are switching transitions, where 𝑖𝑠1 (𝑡) charges and discharges the diode
parasitic capacitance. As a nature of the voltage-doubler diode rectifier, interval II is the

I

II

III

IV

is1(t)

t

vs1(t)

t
dt

Ts

Fig. 3.13. Example waveforms per switching period.
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only power-delivery interval where 𝐷2 conducts, allowing the current to deliver power to
the load.
The proposed circuit at steady state can be modeled by the ac equivalent circuit
shown in Fig. 3.14. Capital bold letters, e.g., 𝐈s , 𝐕m , 𝐕s1 , and 𝐕s1 represent phasor quantities
of the first-order harmonic of the corresponding waveforms.
The equivalent rectifier (load) impedance 𝑍𝑟𝑒𝑐,𝑖 = 𝑗𝑋𝑟𝑒𝑐,𝑖 + 𝑅𝑟𝑒𝑐,𝑖 is not purely
resistive. At 6.78 MHz, the switching transition can take a large portion in the total
switching period, resulting in a substantial capacitive load, so 𝑋𝑟𝑒𝑐,𝑖 has a non-negligible
negative value. If the rectifier is modeled as purely resistive 𝑋𝑟𝑒𝑐,𝑖 = 0, the load reactance
𝑋𝑟𝑒𝑐,𝑖 is not fully compensated, causing a significant degradation in the power transfer
efficiency [51]. The analytical approach proposed in [52], where the diode capacitance is
taken into account, is applied to find 𝑍𝑟𝑒𝑐,𝑖 . For clarification, the following analysis refers
to only the top phase leg of the rectifier.
During switching transitions, the total charge supplied to diode capacitance is

Is
Ls

+
Vm
-

Rs

1/jωCs1

+

Vs1

-

Is1 jX
rec1 Rrec1
Zrec1
1/jωCs2
+ Vs2 Is2 jXrec2 Rrec2
Zrec2

Fig. 3.14. AC equivalent circuit of the diode rectifier in steady-state.
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𝑑𝑡

𝑄𝑑,𝑡𝑜𝑡𝑎𝑙 = 2𝐶𝑑 𝑉𝑟𝑒𝑐 = ∫ 𝐼𝑠1 sin(𝜔𝑠 𝑡) 𝑑𝑡,

(3.13)

0

where 𝐶𝑑 is the parasitic capacitance of a single diode, 𝑉𝑟𝑒𝑐 is the steady-state rectified
voltage, and 𝑑𝑡 is the transition time. Since there are two diodes per phase leg, 𝑄𝑑,𝑡𝑜𝑡𝑎𝑙
equals two times the charge supplied to each diode 𝑄𝑑 = 𝐶𝑑 𝑉𝑟𝑒𝑐 . The delivered power
from the top phase leg in interval II is
𝑃𝑟𝑒𝑐1

1 𝑇𝑠 /2
= ∫
𝑉𝑟𝑒𝑐 𝐼𝑠1 sin(𝜔𝑠 𝑡)𝑑𝑡.
𝑇𝑠 𝑑𝑡

(3.14)

The power loss due to the voltage drop on the diode in intervals II and III is
𝑃𝑙𝑜𝑠𝑠1 = 2

2 𝑇𝑠 /2
∫
𝑣𝑓 (𝑡)𝐼𝑠1 sin(𝜔𝑠 𝑡)𝑑𝑡.
𝑇𝑠 𝑑𝑡

(3.15)

The voltage drop 𝑣𝑓 on the diode is modeled as
𝑣𝑓 (𝑡) = 𝑉𝑑,𝑜 + 𝑅𝑑 𝐼𝑠1 sin(𝜔𝑠 𝑡),

(3.16)

where 𝑉𝑑,𝑜 is the diode barrier voltage and 𝑅𝑑 is the diode internal resistance. Then the
total input power is
𝑃𝑖𝑛1 = 𝑃𝑟𝑒𝑐1 + 𝑃𝑙𝑜𝑠𝑠1 .

(3.17)

From (3.13) and (3.14), the analytical expressions of 𝐼𝑠1 and 𝑑𝑡 are
𝐼𝑠1 =

𝑄𝑑,𝑡𝑜𝑡𝑎𝑙 𝜔𝑠 𝜋𝑃𝑟𝑒𝑐1
+
,
2
𝑉𝑟𝑒𝑐

cos−1 (
𝑑𝑡 =

𝐼𝑠1 − 𝜔𝑠 𝑄𝑑,𝑡𝑜𝑡𝑎𝑙
)
𝐼𝑠1
.
𝜔𝑠

The piecewise switch node voltage 𝑣𝑠1 (𝑡) in each interval is
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(3.18)

(3.19)

𝑡

𝐼𝑠1 sin(𝜔𝑠 𝑡)
𝑑𝑡
2𝐶𝑑
0
𝑉𝑟𝑒𝑐 + 𝑉𝑑,𝑜 + 𝑅𝑑 𝐼𝑠1 sin(𝜔𝑠 𝑡)
𝑣𝑠1 (𝑡) =
𝑇𝑠 /2 + 𝑑𝑡
𝐼𝑠1 sin(𝜔𝑠 𝑡)
𝑉𝑟𝑒𝑐 + ∫
𝑑𝑡
2𝐶𝑑
𝑇𝑠 /2
{ −𝑉𝑑,𝑜 + 𝑅𝑑 𝐼𝑠1 sin(𝜔𝑠 𝑡) 𝑑𝑡
∫

0 < 𝑡 ≤ 𝑑𝑡
𝑑𝑡 < 𝑡 ≤ 𝑇𝑠 /2

.

(3.20)

𝑇𝑠 /2 < 𝑡 ≤ 𝑇𝑠 /2 + 𝑑𝑡
𝑇𝑠 /2 + 𝑑𝑡 < 𝑡 ≤ 𝑇𝑠

Fourier analysis is employed to obtain the fundamental component of 𝑣𝑠,𝑒𝑞 (𝑡)
(1)
𝑣𝑠1 (𝑡) = 𝑎𝑜 + 𝑎1 cos(𝜔𝑠 𝑡) + 𝑏1 sin(𝜔𝑠 𝑡),

(3.21)

1 𝑇𝑠
𝑎𝑜 = ∫ 𝑣𝑠1 (𝑡)𝑑𝑡,
𝑇𝑠 0

(3.22)

where

𝑎1 =

2 𝑇𝑠
∫ 𝑣 (𝑡)cos(𝜔𝑠 𝑡)𝑑𝑡,
𝑇𝑠 0 𝑠1

(3.23)

𝑏1 =

2 𝑇𝑠
∫ 𝑣 (𝑡)sin(𝜔𝑠 𝑡)𝑑𝑡.
𝑇𝑠 0 𝑠1

(3.24)

(1)
Then the root mean square (RMS) value of 𝑣𝑠1 (𝑡) is calculated

1
𝑉𝑠1,𝑟𝑚𝑠 = √𝑎𝑜2 + (𝑎12 + 𝑏12 ).
2

(3.25)

The input power is also calculated using RMS values
𝑃𝑖𝑛1

= 𝑉𝑠1,𝑟𝑚𝑠 𝐼𝑠1,𝑟𝑚𝑠 cos(𝜙𝑟𝑒𝑐1 ) =

2
𝐼𝑠1
|𝐙
| cos(𝜙𝑟𝑒𝑐1 ).
2 𝑟𝑒𝑐1

(3.26)

𝜙𝑟𝑒𝑐1 = 𝜙𝑣𝑠1 − 𝜙𝑖𝑠1 denotes the phase difference between 𝑖𝑠1 (𝑡) and 𝑣𝑠1 (𝑡), which is
also derived from (3.17) and (3.26)
𝜙𝑟𝑒𝑐1 = arccos (

√2(𝑃𝑟𝑒𝑐1 + 𝑃𝑙𝑜𝑠𝑠1 )
).
𝑉𝑠1,𝑟𝑚𝑠 𝐼𝑠1
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(3.27)

Substituting (3.17) into (3.26) also yields the rectifier equivalent impedance 𝑍𝑟𝑒𝑐
𝑍𝑟𝑒𝑐1 = 𝑅𝑟𝑒𝑐1 + 𝑗𝑋𝑟𝑒𝑐1 =

2(𝑃𝑟𝑒𝑐1 + 𝑃𝑙𝑜𝑠𝑠1 ) cos 𝜙𝑟𝑒𝑐1 − 𝑗sin 𝜙𝑟𝑒𝑐1
(
).
2
cos 𝜙𝑟𝑒𝑐1
𝐼𝑠1

(3.28)

After the rectifier impedance per phase leg is found, the total equivalent impedance in both
phases is
𝐶𝑠,𝑒𝑞 = 2𝐶𝑠1 = 2𝐶𝑠2 ,

(3.29)

𝑅𝑟𝑒𝑐,𝑒𝑞 =

𝑅𝑟𝑒𝑐1 𝑅𝑟𝑒𝑐2
=
,
2
2

(3.30)

𝑋𝑟𝑒𝑐,𝑒𝑞 =

𝑋𝑟𝑒𝑐1 𝑋𝑟𝑒𝑐2
=
.
2
2

(3.31)

In order to compensate for the equivalent load reactance 𝑋𝑟𝑒𝑐,𝑒𝑞 , the total reactance on the
receiver is nulled,
𝑗𝜔𝐿𝑠 +

1
+ 𝑗𝑋𝑟𝑒𝑐,𝑒𝑞 = 0.
𝑗𝜔𝐶𝑠,𝑒𝑞

Then 𝐶𝑠,1 and 𝐶𝑠,2 are derived from (3.29) and (3.32),
1
𝐶𝑠1 = 𝐶𝑠1 =
.
2
2(𝜔 𝐿𝑠 + 𝜔𝑋𝑟𝑒𝑐,𝑒𝑞 )

(3.32)

(3.33)

Using the analysis above, the tuning capacitance 𝐶𝑠1 and 𝐶𝑠2 are accurately selected to
compensate for both coil inductance 𝐿𝑠 and load reactance 𝑋𝑟𝑒𝑐,𝑒𝑞 , resulting in improved
power transfer efficiency.

3.4 Automatic Tuning Network
The automatic tuning network is designed to protect the battery charging IC from
overvoltage and increase its input operating range. The simplified block diagram of this
tuning scheme is shown in Fig. 3.15 and its principle is described as follows. A Schmitt
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Fig. 3.15. Block diagram of the tuning network.

trigger is employed to sense the IC input voltage. When the sensed voltage exceeds the
trigger value, the trigger turns on the switch 𝑄1, shunting the second tuning capacitor 𝐶𝑠2
to the ground. As a result, the equivalent tuning capacitance 𝐶𝑠,𝑒𝑞 is changed, meaning the
total reactance is no longer zero (𝑋𝑠 ≠ −𝑋𝑟𝑒𝑐,𝑒𝑞 ). Thus, the amplitude of 𝑖𝑠 (𝑡) is reduced,
decreasing the output voltage of the rectifier, which is also the input voltage of the IC. Fig.
3.16 shows the ac equivalent circuit when 𝑄1 is on.
The Schmitt trigger is an active comparator that converts an analog signal to a
digital signal. Its inherent hysteresis is leveraged to make the comparator more tolerant to
slow and noisy inputs. This characteristic is useful for preventing false triggering when the
comparator’s input signal is impacted by the triggering actions, as in this circuit. Fig. 3.17
shows the configuration of the non-inverting Schmitt trigger used in this circuit.
The upper and lower trigger points at the input, 𝑉𝑈𝑇𝑃 and 𝑉𝐿𝑇𝑃 , are set by selecting
appropriate resistance values
𝑉𝑈𝑇𝑃 = 𝑉𝑟𝑒𝑓

𝑅1 + 𝑅2
𝑅1
− 𝑉𝑂𝐿 ,
𝑅2
𝑅2
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(3.34)

Is

Rs

1/jωCs1 +

Vs1

-

jXrec1 Rrec1
Ls
+
Vm
-

1/jωCs2

Fig. 3.16. AC equivalent circuit when Q1 is on.

Vref

V-
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V+

R1

+

Vo
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Fig. 3.17. Non-inverting Schmitt trigger schematic.
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𝑉𝐿𝑇𝑃 = 𝑉𝑟𝑒𝑓

𝑅1 + 𝑅2
𝑅1
− 𝑉𝑂𝐻 ,
𝑅2
𝑅2

(3.35)

where 𝑉𝑂𝐻 and 𝑉𝑂𝐿 are high and low output voltage levels of the trigger, respectively. Using
equations (3.34) and (3.35), 𝑅1 and 𝑅2 are chosen to set the trigger value of 𝑉𝑟𝑒𝑐 (close to
the IC’s maximum input votlage) where 𝑄1 is turned on detuning the circuit to protect the
IC from overvoltage.

3.5 Prototype
A functional prototype of the 6.78 MHz AAPRU is built to validate the coil
model, rectifier design, and tuning scheme operation.

3.5.1 Receiving Coil
The prototype of the dual-coil structure is shown in Fig. 3.18. They are fabricated
in the lab by wrapping a small magnetic wire around a 3D-printed rectangular mold.
Dimensions of a single Rx coil are listed in Table 3.1. The coil prototype is connected to
the E4990A impedance analyzer to measure 𝐿𝑠 and 𝑅𝑠 values at 6.78 MHz. Table 3.2 lists
prototype parameter values, showing a good agreement between the measurement and
calculation. The calculated 𝐿𝑟 is off by 8 % from the measured value.

3.5.2 PCB
Fig. 3.19 illustrate the 3D model and prototype of the PCB. Components used in the
prototype circuit are given in Table 3.3.Because the existing battery holder in consumer
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Fig. 3.18. A prototype of receiving coils.

Table 3.1. Receiving coil dimensions.
Parameters
Number of turns
Coil width
Coil length
Coil height
Distance between adjacent turns
Winding AWG
Winding diameter

Symbol
𝑁𝑡𝑢𝑟𝑛
𝑤
𝑙
ℎ
𝑝
𝐴𝑊𝐺
𝑑

Value
8
13 mm
46 mm
2 mm
0.1 mm
28
0.321 mm

Table 3.2. Coil parameter values.
Parameters
Rx coil inductance
Rx coil resistance
Rx tuning capacitance
Transmitter coil inductance
Primary tuning capacitance
Transmitter coil resistance
Coupling coefficient
Distance between coils

Symbol
𝐿𝑠
𝑅𝑠
𝐶𝑠1 , 𝐶𝑠2
𝐿𝑝
𝐶𝑝
𝑅𝑝
𝑘
𝑑𝑐

Measured value
5.4μH
1.815Ω
68pF
16.194 μH
53 pF
1.05 Ω
0.0291
2 cm
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Calculated value
5.83 μH
2.02 Ω

(b)

(a)

Fig. 3.19. (a) 3D model and (b) prototype of the PCB containing the power management
circuit.

Table 3.3. AAPRU prototype circuit components.
Component
Diode array
Battery charger IC
Buck converter
Schmitt trigger
Switch Q1

Part
SD103ASDM
LTC4121
XCL206B153AR-G (1.5V)
SN74LVC1G14
DMN6140L-7
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applications strictly limits the allowable area of the PCB, it must be designed to have a
compact size. One of the strategies for reducing the PCB size is to utilize both top and
bottom layers for placing rectification components connected to each Rx coil. Specifically,
two sets of the multiphase diode rectifiers, tuning capacitors, tuning switches, and Schmitt
triggers are placed on opposite sides of the board.
To further reduce the PCB size, two SD103ASDM rectifier array ICs are selected
instead of eight single diodes. Furthermore, all selected components are surface mount
components with small footprints, e.g., 0402 and 0603 packages. Another size-saving
design is the cut slot on the right side of the PCB serving as a battery holder, where the
battery is placed perpendicular to the PCB surface, saving more space and allowing a
bigger back-up battery.

3.5.3 Housing
Fig. 3.20a and Fig. 3.20b show 3D models of the inner and outer cylindrical housing
with labeled dimensions. The inner housing has a similar shape to the standard AA battery,
but with a slightly smaller diameter. To enable rapid prototyping and provide design
flexibility, the inner housing is 3D printed using the Lulzbot Taz 6 3D printer.
The outer housing (cover) is fabricated using the stereolithography (SLA) Form 2
3D Printer. There are some advantageous features of SLA printing that makes it suitable
for fabricating the outer housing. First, the smooth surface finish is desirable for
commercializing the product and improving the consumer’s experience. Second,
transparent and flexible SLA material is used for visualization purposes.
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47 mm

45 mm

0.5 mm

0.5 mm

15 mm

11 mm

Fig. 3.20. 3D models of the plastic (a) inner housing, and (b) outer housing.

3.5.4 EMI Shield
In order to protect electronic components from the EMI, a magnetic shield is
required to block the magnetic flux from interfering with those components. Typically, a
shielding layer is added to the bottom of the PCB. However, since the PCB is placed at the
coil center, this shielding layer also blocks the magnetic flux from passing through coils,
leading to the significant degradation in the coil coupling. Therefore, a shielding technique
is used, where a flexible ferrite sheet is wrapped around the plastic inner housing,
underneath the coil layer. The 3D model and prototype of the proposed EMI shield are
shown in Fig. 3.21a and Fig. 3.21b.
Because ferrite material is highly permeable, it absorbs and redirects the magnetic
flux around the housing’s outer surface. As a result, the magnetic flux can pass through
receiving coils without penetrating electronic components. Furthermore, by concentrating
more magnetic flux through the coil, this shielding technique also increases the coil
coupling coefficient. Fig. 3.22 demonstrates that the simulated magnetic field inside the
shielded plastic housing is much lower compared to that of the unshielded housing, which
48

Ferrite sheet

Receiving coils

(b)

(a)

Fig. 3.21. (a) 3D model, and (b) prototype of the EMI shield.

PCB

PCB

Receiving coils

Plastic housing

Receiving coils

Ferrite sheet

(b)
(a)
Fig. 3.22. Cross-sectional view of the simulated magnetic field inside (a) the unshielded
housing, and (b) the shielded housing.
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validates the effectiveness of this shielding technique. The selected sheet for the prototype
is the FFAM10, which has a thickness of 0.25 mm and low imaginary permeability for
reducing the hysteresis loss. Fig. 3.23 shows the final product consisting of all layers and
an example setup with the wireless mouse. The cost breakdown of the AAPRU prototype
is given in Table 3.4. The total cost is estimated to be $17.25, which is higher than a
standard AA. However, the higher price can be justified since it has a longer life span and
wireless charging capability.

3.6 Experimental Verification
In order to validate the proposed design and model of the AAPRU, experiments are
carried out for testing the prototype. The actual and block diagram of the experimental
setup are shown in Fig. 3.24 and Fig. 3.25, respectively. The operating conditions and
equipment part numbers are listed in Table 3.5 and Table 3.6, respectively.
The transmitting coil is excited by the current generated from the power amplifier,
which is driven by the function generator. The function generator is used to output a 6.78
MHz sinusoidal signal to the power amplifier. The signal amplitude is then increased
depending on the gain setting of the power amplifier. The AAPRU is placed on top of the
transmitting coil, where energy is wirelessly transferred via the magnetic field. An
electronic load is connected to the output terminal of the AAPRU and set to be constant
resistance. Experimental operating waveforms of the diode rectifier in the prototype are
captured by the oscilloscope (Fig. 3.26a) and compared with modeled waveforms (Fig.
3.26b) generated in MATLAB. 𝑣𝑠1 (𝑡) and 𝑣𝑠2 (𝑡) are seen to be lagging 𝑖𝑠 (𝑡) by a
considerable phase, implying the equivalent rectifier impedance is capacitive due to the
50

(b)

(a)

(c)

Fig. 3.23. (a) Prototypes of all AAPRU layers, (b) complete AAPRU prototype, and (c) an
example application with a wireless mouse.

Table 3.4. Cost breakdown of the AAPRU prototype.
Component
3D printed housing
PCB
Receiving coils
Electronics components
Back-up battery
EMI shield
Total

Cost
$1
$1.5
$0.25
$5
$4.5
$5
$17.25

51

Oscilloscope

Electronic Load

Function Generator
Power Amplifier

AAPRU

Transmitting Coil

Fig. 3.24. Experimental setup for testing the AAPRU.
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Fig. 3.25. Block diagram of the experimental setup.
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Electronic
Load

Table 3.5. AAPRU operating conditions.
Parameter
Rectifier output voltage/IC input voltage
Battery voltage
Battery charge current
Output voltage

Value
10 V
3.7 V
50 mA
1.5 V

Table 3.6. Equipment part numbers.
Equipment
Power amplifier
Function generator
Electronic load
Oscilloscope

Part number
75A250A
AFG1062
BK Precision 8600
MDO3104

Rectified voltage vrec(t)

Switch node v s2(t) Switch node vs1(t)
Receiver current is(t)

Fig. 3.26. (a) Experimental and (b) modeled operating waveforms of the AAPRU.
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diode parasitic capacitance. The agreement between these waveforms verifies the accuracy
of the presented modeling approach for the multiphase diode rectifier.
In the second test, the transmitting current is increased from 0 A to nearly 900 mA.
Measured voltages, including the rectified voltage 𝑣𝑟𝑒𝑐 , back-up battery voltage 𝑣𝑏𝑎𝑡 , and
the output voltage 𝑣𝑜𝑢𝑡 , are recorded by the oscilloscope and shown in Fig. 3.27. All of
these voltage levels are well regulated at expected values listed in Table 3.5, which
validates the functionality of the AAPRU.

3.7 Summary
A wireless power receiving unit used to replace AA batteries in low-power
consumer electronics applications is proposed in this chapter. A functional prototype with
the proposed structure is built to validate the design. The dual-coil structure is utilized to
maintain the output current over a full rotational range. The multiphase voltage-doubler

Transmitter current i p
Rectified voltage vrec
Battery voltage vbat

Output voltage vout

Fig. 3.27. Experimental signals showing the functionality of the AAPRU prototype.
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diode rectifier is accurately modeled to find the equivalent load impedance and facilitate
the compensation process.
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SYNCHRONOUS ACTIVE RECTIFIER

This chapter is focused on designing a ZVS GaN-based active rectifier used in 6.78
MHz WPT systems. From the literature review, the PLL-based synchronization controller
has never been used for high-frequency active rectifiers, and there is a potential
improvement in modeling the synchronization loop. A compact synchronization controller
using commercial components is implemented to synchronize rectifier switching actions
and regulate the load impedance at 6.78 MHz. The synchronization loop is analyzed by
using discrete-time small-signal models accounting for the switching transient time. A
process of finding the optimal operating point using discrete-time state-space techniques is
described. Additionally, an EMI shielding technique improving the coil coupling is also
investigated in this chapter.

4.1 Receiving Coil
In WPT systems, planar coils are commonly used in both primary and secondary
sides because of their low-profile geometry, large charging surface, and compact volume.
These properties make planar coils ideal to be integrated into consumer electronics that
have horizontal flat surfaces such as laptops and monitors. Thus, a rectangular planar coil
designed by Intel is utilized for this application. Its labeled dimensions and geometry are
shown in Fig. 4.1.
Some consumer electronics like laptops whose outer housing is made of metal
introduce a challenge on integrating the wireless receiver. Due to the eddy current effect,
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Fig. 4.1. Receiving coil geometry.

the magnetic flux cannot pass through the metal housing. A rectangular window at the
center of the housing is cut to place the receiving coil, allowing the magnetic flux to bypass
the housing and flow through the coil enclosed area. The 3D model of a rectangular metal
plate representing the laptop housing is shown in Fig. 4.2. This method is simple and lowcost. However, the induced magnetic flux from the eddy current effect on the metal case
still deteriorates the magnetic flux flowing through the receiving coil, reducing the
coupling coefficient significantly. Fig. 4.3a and Fig. 4.3b illustrate the simulated eddy
current vectors on the metal sheet and the side view of the simulated magnetic flux vectors
generated from the transmitting coil in Maxwell software. The flux density passing through
the receiving coil is reduced because of the eddy current effect.
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Fig. 4.2. 3D model of the metal sheet..
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(a)

(b)
Fig. 4.3. (a) Top view of the simulated eddy currents on the metal sheet and (b) side
view of the simulated magnetic flux density in the conventional cutting method.
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To prevent this detrimental phenomenon, Intel has proposed a simple and effective
approach that is to cut a small slot on the metal plate running from the central window to
the outer edge, as shown in Fig. 4.4 [53]. Fig. 4.5a shows that, by cutting the metal plate,
the simulated eddy current around the window is redirected to flow in the opposite
direction. As a result, the induced magnetic field from the eddy current changes its polarity,
leading to magnifying the total magnetic flux going through the receiving coil enclosed
area and increasing the coil coupling coefficient. Fig. 4.5b illustrates a much higher
magnetic flux density going through the receiving coil in the simulation, validating the
proposed shielding technique. The complete coil setup is shown in Fig. 4.6, including the
transmitting coil at the bottom.

Fig. 4.4. 3D model of the slot-cut metal plate.
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(a)

(b)
Fig. 4.5. (a) Top view of simulated eddy current on the metal sheet and (b) side view of
simulated magnetic flux density in the new shielding method.
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Fig. 4.6. 3D model of the complete coil setup.
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4.2 Power Stage Model and Design
4.2.1 Circuit Topology
Fig. 4.7 shows the schematic of the full-bridge active rectifier in a series-series
resonant WPT system. The circuit is comprised of a resonator, auxiliary resonant tank,
active rectifier, and buck converter. The receiver coil 𝐿𝑠 , capacitor 𝐶𝑠 and equivalent series
resistor 𝑅𝑠 are connected in series forming a resonant network that has a resonant frequency
𝑓𝑜 = 1/(2𝜋√𝐿𝑠 𝐶𝑠 ), which is near the operating frequency 𝑓𝑠 . An auxiliary resonant tank
consisting of 𝐿𝑟 and 𝐶𝑟 in parallel is added at the rectifier input to assist with ZVS
achievement and keep the THD of the secondary voltage 𝑣𝑠 (𝑡) low [23]. 𝐶𝑟 is the
equivalent parasitic capacitance of switches and any additional capacitance in the circuit.
𝑍𝑟𝑒𝑐 = 𝑅𝑟𝑒𝑐 + 𝑗𝑋𝑟𝑒𝑐 is the equivalent load impedance seen by the resonator. 𝑍𝑠 = 𝑅𝑠 +
𝑗𝑋𝑠 denotes the open-circuit impedance of the resonator.

Resonator
is
Ls

Resonant
Tank

Cs
+ v csZ-o

Power Stage

Zrec iLr i
Cr
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Lr C r
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g3
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irec
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g4
Q3
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+
Cout
Vrec
Dbuck
-

Q4

Fig. 4.7. Circuit schematic of the proposed rectifier.
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In order to maximize coil-to-coil efficiency, the total reactance must be nulled
(𝑋𝑟𝑒𝑐 = −𝑋𝑠 ) and 𝑅𝑟𝑒𝑐 must be set to the optimal value [20]. As mentioned, the active
rectifier can alter 𝑍𝑟𝑒𝑐 by controlling its switching timing to adjust the input phase 𝜙𝑣𝑠 ,𝑖𝑠 .
However, having 𝜙𝑣𝑠 ,𝑖𝑠 as the only control parameter is not sufficient to separately change
both reactive and resistive parts of the equivalent load impedance. A dc/dc buck converter
is cascaded at the rectifier output to provide an additional control parameter, the rectified
voltage 𝑉𝑟𝑒𝑐 , while maintaining the desired output voltage 𝑉𝑜𝑢𝑡 at the load. In mobile
electronics applications, this additional stage could be replaced by the battery charger.
The transmitter is designed to keep the sinusoidal current amplitude constant [18],
which induces a constant ac voltage 𝑣𝑚 (𝑡) on the secondary side, serving as the input
source of the receiver. Since the induced voltage frequency 𝑓𝑚 is identical to the transmitter
switching frequency 𝑓𝑠 with a phase offset, 𝑓𝑚 is equal to the reference frequency for the
synchronization control.

4.2.2 Discrete-time State-space Model of Power Stage
Operating waveforms of the rectifier are modeled using a time-varying state-space
description. To find the steady-state operation, the discrete-time technique is employed,
requiring the input 𝑣𝑚 (𝑡) to be constant during each switching interval. Therefore, 𝑣𝑚 (𝑡)
is approximated as a square waveform, as shown in Fig. 4.8. The error induced by this
approximation is minimal as long as a high-Q resonance between 𝐿𝑠 and 𝐶𝑠 at 6.78MHz is
achieved.
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Fig. 4.8. Example steady-state rectifier waveforms.

Fig. 4.9 shows equivalent circuit schematics in six intervals per period. Regarding
the first half of the waveform, intervals I and II are transition times where the drain-tosource capacitor is discharged by the resonant tank inductor current 𝑖𝐿𝑟 before the switch
is turned on to achieve full ZVS. The boundary of these two intervals is set when the
piecewise constant dc 𝑉𝑚 changes its polarity at the zero-crossing point of the actual ac
induced voltage 𝑣𝑚 (𝑡). Interval III is the power-delivery duration where two switches are
on, forming a path to deliver current from 𝑉𝑚 to the load.
The state-space representation of the rectifier circuit during the ith interval is
𝐱̇ (𝑡) = 𝐀 i 𝐱(𝑡) + 𝐁i 𝐮(𝑡),

(4.1)

where 𝐱(𝑡) is the state vector consisting of five states [𝑣𝑐𝑠 (𝑡) 𝑖𝐿𝑟 (𝑡) 𝑣𝑟𝑒𝑐𝑡 (𝑡) 𝑣𝑠 (𝑡) 𝑖𝐿𝑠 (𝑡)]𝑇
and 𝐮(𝑡) = [𝑣𝑚 (𝑡) 𝐼𝑟𝑒𝑐 ]𝑇 is the input vector. 𝐼𝑟𝑒𝑐 is the average value of the rectified
current flowing through the rectifier, which is used to model the equivalent load, including
the dc load and the buck converter, in the state space. PLECS [54] is used for extracting
system and input matrix, Ai and Bi, of the linear equivalent circuit during each interval.
65

irec
Cs

is

g1

+ i
Lr
+ v cs vs Lr

Ls
Vm

Q1

g2

Q2
+
Crec

Cr
g3

-

Q3

g4

Vrec
-

Req,load

Q4

Rs

Interval III
irec
Cs

is

g1
+

Ls

iLr

+ v cs vs Lr

Vm

Q1

g2

Q2
+
Crec

Cr
g3

-

g4
Q3

Vrec
-

Q4

Rs

Interval VI

is

Cs

is
+

Ls
Vm

iLr iCr

+ v cs vs L r
Rs
-

Ls

Cr

Vm

Interval I, V

Cs
+ i
Lr iCr
+ v cs vs L r
Cr
Rs
Interval II, IV

Fig. 4.9. Equivalent circuit schematics in each interval

66

For invertible Ai, by leveraging asymmetric rectifier waveforms, and using a
sampling frequency of 𝑓𝑠 /2, the steady-state state vector 𝐗 0 at the beginning of the period
and the continuous state vector expression within each interval 𝐱(𝑡) are [55]
−1 3

1

𝐗 0 = (𝐈HC − ∏ 𝑒

𝐀𝑖 𝑡𝑖

𝑖=3

)

𝑖+1

𝐀𝑖 𝑡𝑖
∑ (∏ 𝑒 𝐀𝑗𝑡𝑗 ) 𝐀−1
− 𝐈)𝐁𝐢 𝐮𝑖 ,
𝑖 (𝑒
𝑖=1

(4.2)

𝑗=3

𝐀𝑖 𝑡
𝐱(𝑡) = 𝑒 𝐀𝑖 𝑡 𝐱 𝑖−1 + 𝐀−1
− 𝐈)𝐁𝑖 𝐮𝑖 ,
𝑖 (𝑒

(4.3)

where 𝐮𝑖 is input vector during interval 𝑖, and 𝐱 𝑖−1 is the state vector at the end of interval
𝑖 − 1. 𝐈HC = diag(−1, −1, 1, −1, −1) is the square diagonal matrix accounting for the
opposite polarity of ac waveforms in the second half of 𝑇𝑠 . From (4.2) and (4.3), complete
steady-state waveforms of the rectifier are constructed for any given operating conditions.

4.2.3 Steady-State Efficiency Modeling
Because the rectifier is designed to achieve full ZVS, the hard-switching loss is
eliminated. The power loss then consists of the resonant tank inductor conduction loss
𝑃𝐿𝑟 ,𝑐𝑜𝑛𝑑 , core loss 𝑃𝐿𝑟 ,𝑐𝑜𝑟𝑒 , and transistor conduction loss 𝑃𝑐𝑜𝑛𝑑 . Since the gate driver is
powered by an auxiliary source, the gate loss is not included in the model. Fig. 4.10 is the
chart showing power loss elements in the rectifier.
In this topology, the resonant tank inductor current 𝑖𝐿𝑟 (𝑡) has a high-frequency ac
waveform with a large RMS value, causing a significant loss. The resonant tank inductor
𝐿𝑟 is fabricated in the lab by wrapping the magnetic wire around a low-profile highfrequency toroid core [56]. The core loss on the inductor is calculated using the empirical
data provided by the manufacturer,
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Fig. 4.10. Rectifier power loss chart.
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(4.4)

where a, b, c, and d are coefficients of the core material provided by the manufacturer. The
peak ac magnetic flux density 𝐵𝑝𝑘 is
𝐵𝑝𝑘 =

𝐸𝑟𝑚𝑠 108
,
4.44𝐴𝑒 𝑁𝑡𝑢𝑟𝑛 𝑓𝑠

(4.5)

where a, b, c, d are coefficients predefined in the inductor core datasheet, 𝐴𝑒 is the crosssectional area of the core, 𝑉𝑒 is the core volume, and 𝐸𝑟𝑚𝑠 is the RMS value of the
sinusoidal inductor voltage.
As the coil resistance varies with frequency, the inductor ac resistance 𝑅𝑎𝑐 needs to
be derived as a function of 𝑓𝑠 in order to compute the inductor conduction loss at 6.78 MHz.
At high frequencies, 𝑅𝑎𝑐 drastically increases due to the skin and proximity effects. Using
(3.10)-(3.12), 𝑅𝑎𝑐 is calculated and incorporated directly in the state-space model to find
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the inductor conduction loss because no dc component is present in the inductor current.
The input power is the power supplied from 𝑣𝑚 subtracting the coil conduction loss since
the coil is separately designed from the converter power stage
𝑇𝑠

𝑃𝑖𝑛 = 𝑓𝑠 ∫ (𝑣𝑚 (𝑡)𝑖𝑠 (𝑡) − 𝑖𝑠 (𝑡)2 𝑅𝑠 )𝑑𝑡,

(4.6)

0

Then, the output power and converter efficiency are
𝑇𝑠

𝑃𝑜𝑢𝑡 = 𝑓𝑠 ∫ (𝑣𝑟𝑒𝑐 (𝑡)𝑖𝑟𝑒𝑐 (𝑡))𝑑𝑡,

(4.7)

0

𝑒𝑓𝑓 =

𝑃𝑜𝑢𝑡
.
𝑃𝑖𝑛 + 𝑃𝑐𝑜𝑟𝑒

(4.8)

4.2.4 Optimal Efficiency and Power Component Selection
The process of finding the rectifier steady-state optimal operating condition and
selecting components is shown in Fig. 4.11 and described as follows. A group of low 𝑅𝑜𝑛
GaN FETs with rated blocking voltage ranging from 1.2𝑉𝑟𝑒𝑐 to 4𝑉𝑟𝑒𝑐 are pre-selected.
Since the transistor drain-to-source capacitance 𝐶𝑑𝑠 is nonlinear and dependent on
the drain-to-source voltage 𝑣𝑑𝑠 , the charge-equivalent linearized 𝐶𝑑𝑠 at a given 𝑉𝑟𝑒𝑐 value
is used,
𝑉𝑟𝑒𝑐

𝐶𝑑𝑠,𝑒𝑞

1
=
∫ 𝐶𝑑𝑠 (𝑣𝑑𝑠 )𝑑𝑣𝑑𝑠 .
𝑉𝑟𝑒𝑐

(4.9)

0

In this optimization process, 𝐿𝑟 is the sweeping parameter, and the amplitude of
𝑣𝑚 (𝑡) stays constant. At any 𝐿𝑟 value, inductor ac resistance 𝑅𝑎𝑐 are calculated using
(3.10)-(3.12). Then 𝑅𝑎𝑐 , 𝐶𝑑𝑠,𝑒𝑞 and 𝑅𝑜𝑛 are incorporated in the state-space model to
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Fig. 4.11. Rectifier efficiency optimization process
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evaluate the rectifier power loss. Furthermore, 𝑡1 and 𝑡2 are simultaneously iterated until
full ZVS and the desired output power are achieved at the equilibrium point, which is found
by applying discrete-time state-space techniques mentioned in Section 4.2. The rectifier
efficiency is then computed by using (4.6)-(4.8), and compared with that at other operating
points to find the maximum efficiency.
Fig. 4.12 shows the rectifier efficiency and input phase resulting from a single GaN
FET with varying 𝐿𝑟 . The efficiency increases at higher 𝐿𝑟 due to reduced current iLr,
resulting in lower core and conduction loss. However, reducing iLr results in less available
current to assist in obtaining ZVS, leading to a reduced range of phases over which the
converter can maintain ZVS. To prevent the design from requiring excessive reactive
loading of the transmitter to obtain ZVS, the rectifier input phase is limited to ±15° in this
application. The red circle in Fig. 4.12 indicates the optimal operating point for the given
GaN device.

Fig. 4.12. Analytical rectifier efficiency with varying 𝐿𝑟
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Finally, the EPC2007C GaN FET and 2μF 𝐿𝑟 resulting in the highest efficiency are
selected for building the converter. Selected components and parameter values are listed in
Table 5.1 and Table 5.2 in Section 5.1. In conclusion, the rectifier power stage is designed
to achieve ZVS, and has 15° phase angle and 99.4% efficiency.

4.3 Synchronization Control
4.3.1 Synchronization Control Principle
The principle of this PLL-based synchronization control is to sense a periodic signal
related to the input 𝑣𝑚 (𝑡) and generate an output signal that is phase-locked to the input
signal, resulting in equal frequencies. The PLL output signal is then used to drive the
switching actions of the rectifier. Fig. 4.13 shows the structure of the on-board PLL-based
synchronization control consisting of a phase-frequency detector (PFD), a charge pump
(CP), a compensating loop filter 𝐺𝑐 (𝑧), a microcontroller (MC), and a digitally controlled
oscillator (DCO).
Improved from work in [33], which senses the noise-susceptible secondary current
𝑖𝑠 (𝑡), the receiver-side tuning capacitor voltage 𝑣𝑐𝑠 (𝑡) being sensed in this work is
relatively large and out of phase with the rectifier switching actions when the rectifier load
is nearly resistive. As a result, the PLL has a high immunity to switching noise, even at low
power, ensuring the proper functionality in wide loading conditions. This advantage is also
demonstrated in [57], [39].
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Fig. 4.13. Synchronization control structure.
The phase information of 𝑣𝑐𝑠 (𝑡) is extracted by detecting its zero-crossing point
using a zero-crossing detector (ZCD) to generate a reference signal 𝑣𝑍𝐶𝐷,𝑟𝑒𝑓 (𝑡). This signal
is then fed to the PFD, along with the PLL output signal 𝑣𝐷𝐶𝑂,𝑓𝑏 (𝑡), to measure their phase
difference 𝜙𝑃𝐹𝐷 . The PFD controls the charge pump to output current pulses 𝑖𝑐𝑝 (𝑡) whose
average value is proportional to 𝜙𝑃𝐹𝐷 . The phase between 𝑣𝑍𝐶𝐷,𝑟𝑒𝑓 (𝑡) and 𝑣𝐷𝐶𝑂,𝑓𝑏 (𝑡) can
be locked but separated by a phase offset 𝜙𝑜𝑠 by either injecting or withdrawing an amount
of current 𝑖𝑜𝑠 at the CP output. The resultant current pulse 𝑖𝑒 , whose average value is
proportional to the phase error 𝜙𝑒 , is fed to the analog compensator/loop filter 𝐺𝑐 (𝑧) to
convert to a voltage level 𝑣𝐺𝑐 corresponding to 𝜙𝑒 . The compensator 𝐺𝑐 (𝑧) is designed to
stabilize the loop and achieve a target bandwidth. A low-power microcontroller samples
the voltage level 𝑣𝐺𝑐 using the integrated analog to digital converter (ADC) module and
generates communication signals controlling the output signal frequency of the DCO. The
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DCO outputs two complementary signals used as PWM signals driving the switching
actions of the rectifier. The dead time 𝑑𝑡 between gate signals is set using a resistorprogrammed gate driver. As mentioned above, one of the DCO outputs is also used as a
feedback signal to the PFD, completing the closed-loop synchronization control.

4.3.2 Small-signal Power Stage Model
To examine the stability of the synchronization loop, an analytical approach is
developed in [39] to model the response of the sensed signal phase to the dynamics of the
rectifier switching actions. An extended model is presented in this section, where the dead
time between rectifier switching states is taken into account. Also, an extra auxiliary
parameter, i.e. 𝑡2 , is included in the model, to model the reverse conduction of GaN FETs
clamping 𝑣𝑠 to 𝑣𝑟𝑒𝑐 at the end of the resonant interval.
The small-signal state vector at sampling points derived using the discrete-time
technique [58] has the form
𝐱̂[𝑛 + 1] = 𝐅𝐱̂[𝑛] + 𝚪𝜙̂1 [𝑛] + 𝚲𝜙̂2 [𝑛],

(4.10)

where 𝐱̂[𝑛 + 1] is the state deviation responding to perturbations in the previous state 𝐱̂[𝑛],
control parameter 𝜙̂1 [𝑛], and auxiliary parameter 𝜙̂2 [𝑛]. Since the input vector 𝐮(𝑡)
remains unchanged during each interval, inputs are not perturbed and not included in
(4.10). Coefficient matrices 𝐅, 𝚪, and 𝚲 are
𝐅 = (𝑒 𝐀3𝑡3 𝑒 𝐀2 𝑡2 𝑒 𝐀1 𝑡1 𝐗 0 )𝐈𝐻𝐶 ,
𝚪 = 𝑒 𝐀3 𝑡3 𝑒 𝐀2 𝑡2 ((𝐀1 − 𝐀 2 )𝐗1 + 𝐁1 𝐮1 − 𝐁2 𝐮2 )
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(4.11)
𝑇𝑠
,
2𝜋

(4.12)

𝚲 = 𝑒 𝐀3𝑡3 ((𝐀 2 − 𝐀 3 )𝐗 2 + 𝐁2 𝐮2 − 𝐁3 𝐮3 )

𝑇𝑠
.
2𝜋

(4.13)

To model the reverse conduction, the response of 𝑣𝑠 (𝑡) to perturbations is also
analyzed at the end of the dead time. Because only the linear equivalent circuit is modeled
during the dead time in interval II, the FET drain-to-source voltage can take on spurious
negative values if 𝑡2 is not constrained to the correct value based on the large-signal
transition to reverse conduction. To model this behavior, a constraint equation, 𝜎 = 0, is
included in the model, where 𝜎 is generally a vector of constraint equations. In this case,
only one constraint is included: the value of 𝑣𝑠 (𝑡) at the end of 𝑡2 is equal to 𝑉𝑟𝑒𝑐 , assuming
the voltage drop on FETs is negligible,
𝜎(𝑡1 , 𝑡2 ) = 𝐂𝑣𝑠 (𝑒 𝐀2 𝑡2 𝑒 𝐀1 𝑡1 𝐗 0 + 𝑒 𝐀2 𝑡2 𝐀−1 (𝑒 𝐀1𝑡1 − 𝐈)𝐁1 𝐮1
(4.14)
−2 (𝑒 𝐀2 𝑡2

+ 𝐀

− 𝐈)𝐁2 𝐮2 ) − 𝑉𝑟𝑒𝑐 = 0,

where 𝐂𝑣𝑠 = [0 0 0 1 0] is used to select the desired state, 𝑣𝑠 , from the state vector. When
this constraint holds, during every period, 𝑣𝑠 (𝑡) at the end of 𝑡2 stays fixed at 𝑉𝑟𝑒𝑐 due to
the reverse conduction of the FETs. The small-signal model of (4.14) is then,
𝜎̂[𝑛 + 1] = 𝐂𝑣𝑠 (𝐅′𝐱̂[𝑛] + 𝚪′𝜙̂1 [𝑛] + 𝚲′𝜙̂2 [𝑛]) = 0,

(4.15)

where
𝜕𝜎
= 𝐂𝑣𝑠 𝑒 𝐀2𝑡2 𝑒 𝐀1𝑡1 ,
𝜕𝑥

(4.16)

𝜕𝜎
𝑇𝑠
= 𝐂𝑣𝑠 𝑒 𝐀2𝑡2 ((𝐀1 − 𝐀 2 )𝐗1 + 𝐁1 𝐮1 − 𝐁2 𝐮2 ) ,
𝜕𝜙1
2𝜋

(4.17)

𝜕𝜎
𝑇𝑠
= 𝐂𝑣𝑠 ((𝐀 𝟐 − 𝐀 𝟑 )𝐗 𝟐 + 𝐁𝟐 𝐮𝟐 − 𝐁𝟑 𝐮𝟑 )
.
𝜕𝜙2
2𝜋

(4.18)

𝐅′ =
𝚪′ =

𝚲′ =
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Using the generalized state-space modeling technique [58], the linearized constraint
equation (4.14) and small-signal model (4.10) are combined to obtain the equivalent smallsignal form of the state vector
𝐱̂[𝑛 + 1] = 𝐅𝐞𝐪 𝐱̂[𝑛] + 𝚪𝐞𝐪 𝜙̂1 [𝑛],

(4.19)

𝐅𝑒q = 𝐅 − 𝚲( 𝚲′ )−𝟏 𝐅 ′ ,

(4.20)

𝚪eq = 𝚪 − 𝚲( 𝚲′ )−𝟏 𝚪 ′

(4.21)

where

Then, the 𝜙̂1 [𝑛] to 𝐱̂[𝑛 + 1] transfer function is
−1

𝐺𝑥𝜙1 (𝑧) = ((𝑧𝐈 − 𝐅𝑒𝑞 ) 𝚪𝑒𝑞 ).

(4.22)

which incorporates the impact of the transistor reverse conduction and dead time during
switching transitions.

4.3.3 Inherent Zero-Crossing Feedback Model
When the control parameter 𝜙1 is perturbed, small-signal states are propagated
through the entire switching period, causing a deviation in the zero-crossing point 𝑡𝑧 of
𝑣𝑐𝑠 (𝑡). Thus, to model the synchronization loop dynamic behavior, the transfer function
from the control perturbation 𝜙̂1 [𝑛] to the sensed phase deviation 𝜙̂𝑧 [n+1] is derived by
following the modeling framework in [39].
𝐺𝜙𝑧 ,𝜙1 (𝑧) = 𝐂𝑣𝑐𝑠 (𝐇𝐺𝑥𝜙1 (𝑧) + 𝐉)
where
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2𝜋
𝑇𝑠 (−𝑣̇𝑐𝑠,𝑧 )

.

(4.23)

𝐇 = 𝑒 𝐀3(𝑡𝑧 −𝑡2−𝑡1) 𝑒 𝐀2 𝑡2 𝑒 𝐀1 𝑡1 𝐈𝐻𝐶 ,
𝐉 = −𝑒 𝐀3 (𝑡𝑧 −𝑡2−𝑡1 ) 𝑒 𝐀2 (𝑡2) ((𝐀 𝟏 − 𝐀 𝟐 )𝐗1 + 𝐁𝟏 𝐮𝟏 − 𝐁2 𝐮2 )

(4.24)
𝑇𝑠
.
2𝜋

(4.25)

𝑣̇𝑐𝑠,𝑧 is the linearized slope of 𝑣𝑐𝑠 (𝑡) at the zero-crossing point 𝑡𝑧
𝑣̇𝑐𝑠,𝑧 = 𝐂𝑣𝑐𝑠 (𝐀 3 𝐗 𝑧 + 𝐁3 𝐮3 ),

(4.26)

where 𝐗 𝑧 is the steady-state state vector at 𝑡𝑧 and 𝐂𝑣𝑐𝑠 = [1 0 0 0 0]𝑇 .

4.3.4 Synchronization Loop Dynamics
Fig. 4.14 shows a block diagram of the complete small-signal model of the
synchronization loop, including the dynamics of the power stage. The loop gain of the
synchronization loop is
−2𝜋 1
) ( ),
𝑇𝑠𝑦𝑛𝑐 (𝑧) = (−1 − 𝐺𝜙𝑧 ,𝜙1 (𝑧)) 𝐾𝑃𝐹𝐷 𝐺𝑐 (𝑠)𝐾𝐴𝐷𝐶 𝐾𝐷𝐶𝑂 (
𝑠
𝑁
where

(−1 − 𝐺𝜙 ,𝜙 (z)) presents
𝑧 1

(4.27)

the effective change in the input phase difference 𝜙𝑃𝐹𝐷 at

the PFD resulting from 𝜙1 perturbation. The PFD gain is calculated by averaging the
maximum CP output current over one period
𝐾𝑃𝐹𝐷 = 𝑖𝑐𝑝,𝑚𝑎𝑥 /2𝜋.

(4.28)

The gain of the ADC integrated into the microcontroller is the ratio between the digital
output range and the input voltage level range
𝐾𝐴𝐷𝐶 = 𝐴𝐷𝐶𝑜𝑢𝑡,𝑟𝑎𝑛𝑔𝑒 /𝐴𝐷𝐶𝑖𝑛,𝑟𝑎𝑛𝑔𝑒 .

(4.29)

The DCO gain depends on the operating frequency 𝑓𝑠 and is linearized at steady state
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Fig. 4.14. Block diagram of the synchronization loop including the converter dynamics.

𝐾𝐷𝐶𝑂 =

𝑓𝐷𝐶𝑂 [𝑛 + 1] − 𝑓𝐷𝐶𝑂 [𝑛]
,
𝐷𝐶𝑂𝑖𝑛 [𝑛 + 1] − 𝐷𝐶𝑂𝑖𝑛 [𝑛]

(4.30)

where 𝐷𝐶𝑂𝑖𝑛 [𝑛] is the digital input value of the DCO setting the output frequency 𝑓𝐷𝐶𝑂 [𝑛]
to the steady-state operating frequency 𝑓𝑠 , which is nearly 6.78 MHz in this application.
The 1/N gain in Fig. 4.14 models the frequency divider integrated into the PFD
chip, which is used to reduce the feedback signal frequency. The fraction −2𝜋/𝑠 is the
frequency-to-phase conversion gain in radians. The negative sign indicates the inverse
correlation between 𝑓̂ and 𝜙̂. For reference, negative 𝜙̂ value implies the deviation of the
corresponding signal to the left and vice versa.

4.3.5 Compensator Design
The bode plot of the uncompensated loop gain 𝑇𝑠𝑦𝑛𝑐,𝑢𝑛 has a high phase margin of
90° and low bandwidth of 630 Hz. A compensator is required to keep the steady-state phase
error at zero and increase the bandwidth for a faster response while maintaining an
acceptable phase margin. Also, the compensated bandwidth must be at least a decade below
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the ADC rate and 𝑓𝑠 to sufficiently attenuate the impact of nonlinear sampling behaviors
and switching noise on the control. Therefore, the control bandwidth and phase margin are
targeted at 10 kHz and 45°. Bode plots of 𝑇𝑠𝑦𝑛𝑐,𝑢𝑛 and 𝑇𝑠𝑦𝑛𝑐 are shown in Fig. 4.15.
Fig. 4.16 shows the circuit of the compensator, which is a combination of an
integral and a lead compensator. The integrator is used to convert the error signal 𝑖𝑒 into
𝑣𝐺𝑐 which is the reference to adjust the output frequency to bring the error down to zero.
However, the pole in the integrator reduces the phase margin by 90°, causing instability.
Thus, the lead compensator is added to increase the phase margin to 45°. The general
transfer function of the compensator is obtained based on the circuit,
𝑠
1+
𝑣̂𝐺𝑐
2𝜋𝑓𝑧
𝐺𝑐 (𝑠) =
= 𝐺𝑐0
,
𝑠
𝑖̂𝑐𝑝
)
𝑠 (1 +
2𝜋𝑓𝑝

Frequency (rad/s)
Fig. 4.15. Bode plots of 𝑇𝑠𝑦𝑛𝑐,𝑢𝑛 (𝑧) and 𝑇𝑠𝑦𝑛𝑐 (𝑧).
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Fig. 4.16. Compensator circuit schematic.
which has one zero and two poles. The compensator phase 𝜃𝑐𝑜𝑚 at the crossover frequency
𝑓𝑐 is the difference between the desired phase margin 𝜃𝑑𝑒𝑠𝑖𝑟𝑒𝑑 and the uncompensated
phase margin 𝜃𝑇𝑠𝑦𝑛𝑐,𝑢𝑛
𝜋
𝜃𝑐𝑜𝑚 = 𝜃𝑑𝑒𝑠𝑖𝑟𝑒𝑑 − 𝜃𝑇𝑠𝑦𝑛𝑐,𝑢𝑛 − 𝜃𝑑𝑒𝑙𝑎𝑦 + ,
2

(4.32)

where 𝜋/2 and −𝜃𝑑𝑒𝑙𝑎𝑦 are also added to compensate for the phase margin reduction due
to the integrator and delay in PLL components. To realize the calculated compensator
phase, the pole and zero frequencies are

𝑓𝑧 = 𝑓𝑐 √

1 − sin (𝜃𝑐𝑜𝑚 )
,
1 + sin (𝜃𝑐𝑜𝑚 )

(4.33)

1 + sin (𝜃𝑐𝑜𝑚 )
.
1 − sin (𝜃𝑐𝑜𝑚 )

(4.34)

𝑓𝑝 = 𝑓𝑐 √
Then the compensator dc gain is
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𝑠 (1 +
𝐺𝑐0 =

𝑠
)
2𝜋𝑓𝑝

,
𝑠
)
𝑇𝑠𝑦𝑛𝑐,𝑢𝑛 (𝑗𝜔𝑐 ) (1 +
2𝜋𝑓𝑧

(4.35)

where 𝑇𝑠𝑦𝑛𝑐,𝑢𝑛 (𝑗𝜔𝑐 ) is the uncompensated loop gain at the desired crossover frequency.
With the full compensator transfer function being derived, compensator component values
are calculated and listed in Table 4.1. Finally, a compensator is accomplished to increase
the control speed to 10 kHz and keep the synchronization loop stable with a phase margin
of 45°.

4.3.6 Dynamic Control of the Rectifier Input Phase
In order to regulate the equivalent load impedance in real-time, a rectifier phase
control scheme is proposed to adjust the rectifier phase angle dynamically. As previously
mentioned in Section 4.3, the reference and feedback signals fed to the PFD are locked in
phase and separated by a phase offset 𝜙𝑜𝑠 . The rectifier input phase is adjusted when 𝜙𝑜𝑠
is changed. 𝜙𝑜𝑠 is controlled by injecting or withdrawing a current 𝑖𝑜𝑠 at the compensator
input. To maintain the zero 𝑖𝑒 , which is the sum of 𝑖𝑜𝑠 and 𝑖𝑐𝑝 , the PLL controller
Table 4.1. Compensator and compensated loop gain parameter values.
Parameters
Compensator parallel capacitance

Symbol
𝐶1

Value
0.16 μF

Compensator series resistance

𝑅0

16.24 Ω

Compensator series capacitance

𝐶0

6.12 μF

Loop gain crossover frequency

𝑓𝑐

10 kHz

𝜙𝑃𝑀

Loop gain phase margin
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45°

modifies 𝜙𝑜𝑠 to compensate for 𝑖𝑜𝑠 . Fig. 4.17 shows the implementation of the auxiliary
current 𝑖𝑜𝑠 by connecting an external resistor 𝑅𝑜𝑠 between the general purpose input/output
(GPIO) pin of the microcontroller and the compensator input. For instance, when the GPIO
pin is set high at 3.3 V, 𝑅𝑜𝑠 becomes a pull-up resistor, allowing the current 𝑖𝑜𝑠 to be
injected to the compensator, and vice versa. The amount of 𝑖𝑜𝑠 is
𝑖𝑜𝑠 =

𝑆𝑀𝑆𝑃 𝑉𝑑𝑑 − 𝑉𝐺𝑐
,
𝑅𝑜𝑠

(4.36)

where 𝑆𝑀𝑆𝑃 is a binary variable indicating the state of the GPIO pin, 𝑉𝑑𝑑 = 3.3 V is the
supply voltage of the IC, and 𝑉𝐺𝑐 is the steady-state voltage of the compensator.
For each 𝑅𝑜𝑠 , there are only two available 𝑖𝑜𝑠 values from low and high GPIO states.
To add more controlling points, a digital variable 𝐴𝐷𝐶𝑜𝑓𝑓𝑠𝑒𝑡 is introduced to the control
algorithm programmed in the microcontroller, as shown in Fig. 4.18. The gain 1/𝑀
presents the number of bits truncated from the 𝐴𝐷𝐶𝑜𝑢𝑡 for noise filtering purpose. The
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Fig. 4.17. Implementation of the phase control scheme.
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Fig. 4.18. Block diagram of the phase angle control scheme.
𝐴𝐷𝐶𝑜𝑓𝑓𝑠𝑒𝑡 and 𝐴𝐷𝐶𝑜𝑢𝑡 /𝑀 values are combined, resulting in 𝐴𝐷𝐶𝑟𝑒𝑠𝑢𝑙𝑡 used to determine
the DCO ouput frequency.
In steady-state, due to the presence of a stable, closed-loop integral compensator,
the 𝐴𝐷𝐶𝑟𝑒𝑠𝑢𝑙𝑡 is nearly constant at the value that sets the DCO output frequency to be 6.78
MHz. It means that the variable 𝐴𝐷𝐶𝑜𝑓𝑓𝑠𝑒𝑡 = 𝐴𝐷𝐶𝑟𝑒𝑠𝑢𝑙𝑡 − 𝐴𝐷𝐶𝑜𝑢𝑡 /𝑀 shifts the steadystate value of 𝐴𝐷𝐶𝑜𝑢𝑡 , equivalently altering the compensator steady-state voltage level 𝑉𝐺𝑐
𝑉𝐺𝑐 =

(𝐴𝐷𝐶𝑟𝑒𝑠𝑢𝑙𝑡 − 𝐴𝐷𝐶𝑜𝑓𝑓𝑠𝑒𝑡 )𝑀
.
𝐾𝐴𝐷𝐶

(4.37)

Phase offset between the sensed signal 𝑣𝑐𝑠 and feedback signal 𝑣𝐷𝐶𝑂 is
𝜙𝑜𝑠 =

−𝑖𝑜𝑠
.
𝐾𝑃𝐹𝐷

(4.38)

The relation between 𝜙𝑜𝑠 and 𝐴𝐷𝐶𝑜𝑓𝑓𝑠𝑒𝑡 are obtained from (4.36),(4.37), and (4.38)
𝜙𝑜𝑠 =

(−𝑆𝑀𝑆𝑃 𝑉𝑑𝑑 𝐾𝐴𝐷𝐶 + 𝑀(𝐴𝐷𝐶𝑟𝑒𝑠𝑢𝑙𝑡 − 𝐴𝐷𝐶𝑜𝑓𝑓𝑠𝑒𝑡 ))
.
𝐾𝐴𝐷𝐶 𝐾𝑃𝐹𝐷 𝑅𝑜𝑠
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(4.39)

Equation (4.40) shows that 𝜙𝑜𝑠 and 𝐴𝐷𝐶𝑜𝑓𝑓𝑠𝑒𝑡 are inversely proportional, and each
𝐴𝐷𝐶𝑜𝑓𝑓𝑠𝑒𝑡 value results in a different 𝜙𝑜𝑠 value. Fig. 4.19 shows that the control range of
𝜙𝑣𝑠 ,𝑖𝑠 can be expanded or reduced by changing 𝑅𝑜𝑠 . Therefore, using the additional digital
parameter 𝐴𝐷𝐶𝑜𝑓𝑓𝑠𝑒𝑡 provides the ability to control 𝜙𝑜𝑠 , which effectively controls the
rectifier input phase 𝜙𝑣𝑠 ,𝑖𝑠 with high-resolution and wide control range.

4.4 Summary
Steady-state operating conditions and waveforms of the rectifier are modeled using
discrete-time state-space techniques. The power loss model is provided to calculate the
rectifier efficiency in the process of finding the highly-efficient operating point and
selecting optimal power components. In the optimization process, for each FET being
evaluated, 𝐿𝑟 is the sweeping parameter by iterating its number of turns on a single coil.

Fig. 4.19. Analytical control range of 𝜙𝑣𝑠 ,𝑖𝑠 with varying 𝑅𝑜𝑠 .

84

Generally, the efficiency increases at higher 𝐿𝑟 due to reduced current iLr, resulting in lower
core and conduction loss. 𝐿𝑟 is also limited by the rectifier input phase that must be small.
Utilizing the efficiency trend and the input phase constraint, the optimal operating point
yielded from each FET is found.
The principle of the compact and low-cost synchronization control network based
on PLL techniques is described. The tuning capacitor voltage is sensed, which has
immunity to the switching noise, leading to robust synchronization. The previous study in
[39] proposes a modeling framework addressing the inherent feedback in the PLL
synchronization loop by but neglects the rectifier dead time. Improved from that model,
this work successfully accounts for the transient time and reverse conduction of GaN
devices in the ZVS operation. Based on the analyzed control loop gain, an analog
compensator is designed to increase the control bandwidth and stabilize the control loop.
Furthermore, the dynamic rectifier impedance control utilizing the rectifier phase angle is
proposed for matching impedance in real-time.
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EXPERIMENTAL VERIFICATION

Experimental setups of the entire WPT system used to validate open-loop and
closed-loop operation of the synchronous active rectifier are shown and described in this
chapter. PCB layout design strategies used to minimize parasitic elements and component
selection are also discussed. Finally, the end-to-end efficiency of the entire open-loop WPT
system is measured to validate the low-loss power stage design.

5.1 Rectifier Prototype
5.2.1 Power Stage PCB Layout
Fig. 5.1 shows the prototype of the proposed 40W 6.78 MHz synchronous active
rectifier. The control system is implemented on the same board with the rectifier due to the
compact synchronization control design. Prototype parameter values and component
numbers are listed in Table 5.1 and Table 5.2, respectively.

Table 5.1. Prototype circuit parameters.
Parameters
Receiver coil inductance
Secondary tuning capacitance
Receiver coil resistance
Resonant tank inductance
Transmitter coil inductance
Primary tuning capacitance
Transmitter coil resistance
Coupling coefficient

Symbol
𝐿𝑠
𝐶𝑠
𝑅𝑠
𝐿𝑟
𝐿𝑝
𝐶𝑝
𝑅𝑝
𝑘
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Value
3.78 μH
150 pF
1.024 Ω
2 μH
16.194 μH
53 pF
1.05 Ω
0.1952

Table 5.2. Prototype component numbers.
Component
GaN FET
Gate driver
PFD
Microcontroller
DCO
Buck converter
Inductor core

Part
EPC2007C
LMG1210
ADF4002
MSP430F5172
LTC6903
LMR14030
T44-17

Fig. 5.1. Synchronous rectifier prototype.
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At high switching frequencies, reducing parasitic elements in the PCB layout is
critical to prevent ringing and overshoot at the switch node voltages. The PCB layout is
designed to minimize the parasitic inductance in the converter circuitry. Also, the power
stage layout is designed to be symmetrical to ensure the same impedance of the two power
current paths, resulting in symmetrical waveforms.
Fig. 5.2 is the 3D model of the symmetrical rectifier power stage layout in Altium
Designer. Fig. 5.3 shows each layer of the power stage layout (4 layers). The high side
transistors 𝑄1 and 𝑄2 are controlled by one half-bridge gate driver, while the low side
transistors 𝑄3 and 𝑄4 are driven by a second gate driver. Each side has its own decoupling
capacitors that are connected to an output voltage bus on the third layer (Fig. 5.3c) and a
ground plane on the second layer (Fig. 5.3d). An example color-coded current path is drawn
in Fig. 5.4 and described as follows. The current flows from the resonant tank down to the
bottom layer through vias, and back to the top layer before reaching the first switch node.
It then flows through 𝑄1 to the decoupling capacitors and the ground plane on the second

Gate driver
Q1
Q3
Cr

Crec
Q2

Crec
Lr

4Cs

Q4

Gate driver

Fig. 5.2. 3D model of the rectifier power stage layout in Altium Designer.
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(b) 2nd layer (GND plane)

(a) Top layer

(c) 3rd layer (𝑉𝑟𝑒𝑐 )

(d) Bottom layer

Fig. 5.3. Power stage layout in different layers
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Fig. 5.4. (a) Color-coded example power current path in the 3D PCB layout, and (b)
circuit schematic with the same current path.

layer. The current then goes back to the top layer, then flows to the low-side switch node
through 𝑄4 . Finally, it reaches the resonant tank completing the power loop.
Because GaN devices are sensitive to overvoltage at the gate terminal, measures
must be taken to reduce the parasitic inductance in the gate driving signal path. Thus, gate
drivers are placed in close proximity with the GaN devices, and small resistors are added
to the signal path to mitigate ringing and overshoot. Furthermore, the gate driver’s ground
plane is separated from the power stage ground to reduce switching noise. Fig. 5.5 shows
the rectifier waveforms in open-loop at full power of 40 W with minimal ringing.

5.2.2 Component Selection
As chosen in Section 4.2, four EPC2007C GaN FETs are used as switches for the
full-bridge rectifier. They have low on-resistance 𝑅𝑜𝑛 , low parasitic capacitance 𝐶𝑜𝑠𝑠 , high
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Gate signal

Tuning cap

Secondary current

Secondary voltage

Fig. 5.5. Symmetrical rectifier waveforms at full load with minimal ringings and
overshoot.
allowable conducting current, and high blocking voltage up to 100V [59]. Also, the total
charge required to turn on the device 𝑄𝑔 is relatively low, reducing the gate loss.
The LMG1210 half-bridge gate driver from Texas Instruments is selected because
of its advantages at high frequencies. First, using half-bridge gate drivers is beneficial for
reducing space and part count compared to using single gate drivers such as LM5114 and
UCC27611. Second, the LMG1210 can drive GaN FETs at up to 50 MHz [60], which is
much higher than the required operating frequency of 6.78 MHz. Third, the LMG1210
offers an extremely low switch-node capacitance of 1pF, reducing the power loss dissipated
on the switch-node capacitance. Experimentally, the LMG1210 consumes less than 0.244
W while driving four GaN FETs, whereas the LM5113 half-bridge gate drivers dissipate
nearly 4W (2 W per driver) [61]. Also, the LM5114 utilizes an external bootstrap capacitor
allowing the designer to optimize the capacitance value depending on the converters.
Finally, one of the most important features of this gate driver that enables the proposed
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synchronization approach in this thesis is the ability to operate in the PWM mode: it can
take a reference signal and generate two complementary driving signals with a dead time
programmed by an external resistor. Without this feature, the DCO would need to generate
four PWM signals and control the dead time, which complicates the synchronization
control design. Note that the rectifier dead time is pre-configured based on the model and
stays fixed during the entire operation.
The ADF4002 frequency synthesizer consists of a low noise PFD, CP, and
programmable frequency divider N. The PFD can detect the phase difference of signals up
to 104 MHz, satisfying the frequency requirement [62]. Also, a ZCD module integrated
into the ADF4002 is used to extract the phase of the sensed signal 𝑣𝑐𝑠 (𝑡) and generate a
reference signal. However, the maximum differential voltage at the ZCD inputs is limited
to only 600 mV. Therefore, a pair of parallel Schottky diodes connected in the opposite
polarity is added between ZCD inputs to prevent the overvoltage.
The MSP430F5172 microcontroller is low-cost, compact, and powerful enough to
execute necessary commands in the control system. The internal clock signal can be
digitally boosted up to 25 MHz, allowing fast operations, which is crucial in this 6.78 MHz
application [63]. Furthermore, the integrated 10-bit ADC module is leveraged to sample
the voltage level from the compensator The MSP430F5172 supports the SPI
communication protocol used to control the external DCO.
The final component in the synchronization control is the LTC6903 DCO. It
consumes low power and requires no external components, resulting in size and component
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count reduction. The LTC6903 is capable of outputting two complementary signals whose
frequency is controlled by the microcontroller through the standard SPI interface [64].

5.2 Experimental Open-loop Operation
In order to validate the rectifier power stage model, an open-loop 6.78 MHz WPT
system shown in Fig. 5.6 is set up for reading waveforms and measuring efficiency. The
target specifications of the designed WPT system and equipment used in the open-loop test
are listed in Table 5.3 and Table 5.4, respectively.
The primary side of the system is composed of a dc voltage source, half-bridge
inverter, impedance matching network, and transmitting coil, as designed in [11]. The
circuit schematic of the inverter is shown in Fig. 5.7. A resonant tank inductor is added
between the inverter switch node and the ground to ensure ZVS operation at full load.

Fig. 5.6. Experimental setup of the open-loop test.
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Table 5.3. Specifications of the WPT system.
Parameters
Operating frequency
Output power
Rectified voltage
Output voltage
Transmitter input voltage

Symbol
𝑓𝑠
𝑃𝑜
𝑉𝑟𝑒𝑐
𝑉𝑜
𝑉𝑔

Value
6.78 MHz
40 W
40 V
19 V
110 V

Table 5.4. Equipment part numbers in the open-loop setup.
Equipment
FPGA
DC power source
Electronic load
Oscilloscope

Part number
Cyclone IV EP4CE22F17C6N
KEITHLEY 2260B-800-4
BK Precision 8600
MDO3104
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Fig. 5.7. Circuit schematic of the ZVS half-bridge inverter.

Supplying power to the inverter is a dc voltage source whose output voltage is adjusted to
change the transmitter current’s peak level. The transmitting coil is designed to achieve a
high Q and distribute the magnetic flux evenly on the charging surface. It is separated from
the receiving coil by 2 cm.
The secondary side is composed of a receiving coil, the proposed full-bridge active
rectifier, an auxiliary power source, and an electronic load. Compared to the transmitting
coil, the receiving coil is much smaller so that it can be integrated into consumer electronics
and designed to achieve a high Q. As discussed in Section 4.1, the receiving coil is placed
at the center of the slot-cut metal plate to mitigate the destructive effect of the eddy currents
on the magnetic flux flowing through the coil. The synchronization control of the active
rectifier is temporarily shut down, allowing it to operate open-loop. The rectifier output
bus is connected to the electronic load, which is set in the constant resistance mode.
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Although the system is operating open-loop, the synchronization between
transmitter and receiver switching actions is still required to ensure a stable operation. A
simple synchronization scheme is shown in Fig. 5.8, which employs an FPGA to control
both the inverter and rectifier. The FPGA is programmed to generate two pairs of
complementary PWM signals at 6.78 MHz. The first pair of PWM signals with adjustable
dead time is fed to half-bridge gate drivers of the inverter. The second pair of PWM signals
are connected to the rectifier’s gate drivers. The dead time of the rectifier is set by an
external resistor connected to the gate driver and stays constant throughout the operation.
The phase shift between primary and secondary driving signals can be adjusted by the
FPGA, which effectively changes the rectifier input phase. As a result, the synchronization
between the rectifier and the inverter is accomplished. It is important to notice that this
synchronization technique is only used for testing purposes because the wired connection
between two sides is prohibited in practical WPT systems.

6.78 MHz

6.78 MHz

Gate
Driver

DC Voltage
Source

Gate
Driver

FPGA

k

Half-bridge
Inverter
IMN

Lp

Cs
Ls

Active Rectifier
Electronic
Load

Fig. 5.8. Block diagram of the synchronization scheme in open-loop operations.
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5.3 Experimental Open-loop Results
Open-loop experimental and modeled rectifier operating waveforms are shown in
Fig. 5.9. The experimental waveforms are well-matched with the modeled ones, confirming
the accuracy of the model of the steady-state operation using discrete-time state-space
techniques. Note that the amplitude of the experimental 𝑣𝑐𝑠 (𝑡) is divided by 4 by using a
series of four capacitors to reduce the stress on differential input terminals of the ZCD.
The measured power loss at full load is compared to the predicted value to validate
the power loss model. The output power is calculated from the output voltage and current,
which are measured by using precise multimeters in Kelvin connections. There are two
approaches to measure the input power.

Gate signal

Tuning cap

Secondary current

Secondary voltage

(a)

(b)
Fig. 5.9. (a) Open-loop experimental rectifier waveforms, and (b) modeled waveforms.
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It is difficult to measure the input ac power from 𝑣𝑠 (𝑡) and 𝑖𝑠 (𝑡) waveforms because
of the measurement error caused by non-ideal factors such as the mismatched dead time,
harmonic contents, probe delays are non-negligible at 6.78 MHz. Thus, the input dc power
at the inverter voltage source is measured to eliminate non-ideal factors in ac
measurements, improving the measurement accuracy. Now the experimental power loss
includes the loss of the entire open-loop WPT system, meaning the more complex power
loss model of the entire WPT system has to be examined and compared with the
experimental data. Also, the power loss of the WPT system using a diode rectifier at similar
operating conditions is measured to validate the power loss model further and showcase
the benefit of the active rectifier in increasing the efficiency.
Similar inverter waveforms from two WPT systems are presented in Fig. 5.10,
confirming that these tests are conducted at the same operating condition. Fig. 5.11 shows
the comparison between the measured and analytical power loss breakdown of two WPT
systems at 40 W. illustrates the calculated and measured power loss breakdown of these
two systems. Although there is a discrepancy between the model and measurement caused
by parasitic elements, the power loss reduction is well predicted in the model. Using the
designed active rectifier significantly reduces the total loss by nearly 1.75 W, which is
4.36% of the output power.
The open-loop WPT setup is also utilized to carry out experiments that validate the
transfer function 𝐺𝜙𝑧 ,𝜙1 (𝑧) derived in Section 4.3. More specifically, the experimental step
response of the sensed signal phase 𝜙𝑧 to the perturbation of 0.001(2𝜋) in the control
parameter 𝜙1 is compared with modeled ones. In order to acquire the experimental step
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Inverter switch node vinv(t)

Transmitter current ip(t)

Secondary voltage vs(t)

Secondary current i s(t)
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(b)
(a)
Fig. 5.10. Waveforms from the open-loop WPT systems using (a) an active rectifier,
and (b) a diode rectifier.

Fig. 5.11. Power loss breakdown comparison of WPT systems consisting of a
synchronous active rectifier and a diode rectifier.
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response, waveforms at the perturbed point are captured in the oscilloscope and imported
to MATLAB for extracting phase values 𝜙𝑧 . Then they are plotted over a number of
periods. As shown in Fig. 5.12, the experimental result is well-matched with the step
response extracted from the analytical small-signal model, Simulink model, LTspice
model. It has better accuracy compared with the model developed in the previous work
[39]. Therefore, the transfer function 𝐺𝜙𝑧 ,𝜙1 (𝑧) derivation is confirmed to be valid and
accurate.

5.4 Experimental Closed-loop Operation
In this section, the closed-loop operation of the entire WPT system, where the active
rectifier switching actions are synchronized with the inverter operation without using wire
connections, is demonstrated. In other words, the rectifier input phase is regulated at a
constant value when the synchronization is established. This section focuses on

Fig. 5.12. Comparison of step response of Gϕz ,ϕ1 between experimental results with
different models, including previous work [39].
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synchronizing the rectifier at steady state, meaning it regulates the input phase at a predefined value. The dynamic input phase control is discussed in the next section.
The experimental setup and block diagram of the complete WPT system in closedloop operation are shown in Fig. 5.13, and Fig. 5.14, respectively. The main difference
from the open-loop setup is the removal of the FPGA’s connection with the rectifier. Since
there is no communication channel between the transmitter and receiver, the
synchronization between them is accomplished by using the proposed control network on
the secondary side. The synchronization components on the receiver are turned on to sense
the secondary tuning capacitor voltage 𝑣𝑐𝑠 (𝑡) and control the rectifier switching actions
instead of using driving signals from the FPGA.

Fig. 5.13. Closed-loop experimental setup.
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Fig. 5.14. Block diagram of the closed-loop setup.

In closed-loop, rectifier operating waveforms at full load of 40 W are captured by
the oscilloscope and displayed in Fig. 5.15, which have a good agreement with open-loop
and modeled waveforms. To demonstrate stable synchronization, the value of 𝜙𝑣𝑠 ,𝑖𝑠 is
extracted from 𝑣𝑠 and 𝑖𝑠 waveforms using MATLAB, and plotted across the number of
periods in Fig. 5.16. The rectifier phase angle 𝜙𝑣𝑠 ,𝑖𝑠 is well regulated to be nearly constant
with an average phase offset of 15°, which is predicted by the model. The subtle jitter in
𝜙𝑣𝑠 ,𝑖𝑠 resulting in an RMS error of 0.3° is caused by the quantization limit in ADC and
DCO. Due to the robustness of the designed control, the rectifier is synchronized at a low
output power of 0.02W, as shown in Fig. 5.17.

5.5 Dynamic Control of the Rectifier Input Phase
In this section, several experiments are conducted to validate the proposed control
scheme of the rectifier input phase 𝜙𝑣𝑠 ,𝑖𝑠 . In the first experiment, a 10 kΩ 𝑅𝑜𝑠 is selected,
the state of the GPIO pin is initially set high (𝑆𝑀𝑆𝑃 = 1), and 𝐴𝐷𝐶𝑜𝑓𝑓𝑠𝑒𝑡 is gradually
decreased from 700 to 529, which effectively increases the compensator voltage level 𝑉𝐺𝑐
from 0.75 V to 3 V. In this configuration, the current 𝑖𝑜𝑠 is injected to the compensator
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Fig. 5.15. Experimental rectifier waveforms in closed-loop operation at full load (40W).

Fig. 5.16. Experimental rectifier input phase showing the synchronization at 40 W.
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Fig. 5.17. Experimental closed-loop (a) operating waveforms and (b) rectifier input
phase showing the synchronization at 0.02W.
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input, resulting in the reduction of 𝜙𝑣𝑠 ,𝑖𝑠 from the originally designed value, 15°. Once 𝑉𝐺𝑐
reaches 3 V, the microcontroller toggles the GPIO pin from high to low (𝑆𝑀𝑆𝑃 = 0) and
𝐴𝐷𝐶𝑜𝑓𝑓𝑠𝑒𝑡 is again decreased from 700 to 529. In contrast to the previous configuration,
𝑖𝑜𝑠 is now withdrawn from the compensator input, increasing 𝜙𝑣𝑠 ,𝑖𝑠 from the originally
designed value The measured and analytical 𝜙𝑣𝑠 ,𝑖𝑠 values at each testing point are plotted
in Fig. 5.18.
Although there is a discrepancy as 𝜙𝑣𝑠 ,𝑖𝑠 is shifted further away from 15°, the
analytical model tracks well the trend of 𝜙𝑣𝑠 ,𝑖𝑠 over the entire range of 𝐴𝐷𝐶𝑜𝑓𝑓𝑠𝑒𝑡 . For each
selected 𝑅𝑜𝑠 , there are approximately 344 controllable 𝜙𝑣𝑠 ,𝑖𝑠 values, corresponding to 344
𝐴𝐷𝐶𝑜𝑓𝑓𝑠𝑒𝑡 points, which confirms the high-resolution control approach. In this experiment,
𝜙𝑣𝑠 ,𝑖𝑠 spans a wide range from 0° to 26°, which can be increased further by selecting a
smaller 𝑅𝑜𝑠 . In another experiment, this testing process is repeated with various 𝑅𝑜𝑠 values
to validate the controllability of the 𝜙𝑣𝑠 ,𝑖𝑠 range by using 𝑅𝑜𝑠 . The measured and analytical
𝜙𝑣𝑠 ,𝑖𝑠 ranges are plotted over 𝑅𝑜𝑠 values in Fig. 5.19.
These experimental results prove that the control range of 𝜙𝑣𝑠 ,𝑖𝑠 can be modified by
using different 𝑅𝑜𝑠 values, and they are inversely proportional. For instance, when 𝑅𝑜𝑠 is
equal to 5 kΩ, 𝜙𝑣𝑠 ,𝑖𝑠 can be controlled from -25° to 40°. Therefore, the designed rectifier is
validated to have the dynamic impedance regulation capability for wide loading conditions.

5.6 Summary
An open-loop setup of the entire WPT system is used to carry out experiments used
to validate the power stage design and power loss model. In order to synchronize the
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Fig. 5.18. Comparison of the experimental and analytical 𝜙𝑣𝑠 ,𝑖𝑠 in the phase control.
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rectifier during open-loop operation, an FPGA is employed to output synchronous PWM
signals driving both the inverter and rectifier. Due to the difficulty in measuring the input
ac power at high frequency, the end-to-end efficiency is evaluated by taking accurate
measurements of the dc power. By comparing measured and modeled power loss of the
entire system, the low-loss power stage design of the rectifier is validated. The system
efficiency is also compared to that of a diode rectifier to demonstrate its benefit in reducing
the loss.
In closed-loop experiments, the designed control system is used to synchronize the
rectifier switching actions without bulky additional sensing hardware or communication
channels. In steady-state, the experimental data show the stable rectifier input phase at the
expected value of 15° with a low jittering of 0.3° (RMS). The rectifier is synchronized even
at a low output power of 0.02W, confirming the robustness of the synchronization design.
Also, the proposed control can dynamically adjust the rectifier input phase, enabling the
dynamic impedance matching capability of the rectifier over a wide range of loading
conditions.
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CONCLUSIONS AND FUTURE WORK

6.1 Conclusions
6.1.1 Wireless Power Receiving Unit for AA-Battery-Powered Devices
Motivated by the lack of WPT adoption in low power consumer electronics,
especially the ones powered by standard AA batteries, a compact wireless AAPRU
prototype is developed. This PRU is designed in a form factor of standard AA batteries so
that it can be used to replace them and power existing household electronic devices. The
AAPRU prototype is composed of four main components: 1) receiving coils, 2) power
management circuit, 3) EMI shield, and 4) inner and outer housings. The AAPRU is
intended to be placed flat on the surface and rotated around its longitudinal due to the
cylindrical shape. If a single coil is used, there would be 2 angles where the induced voltage
is zero. Thus, receiving coils are constructed in the dual-coil structure, where two identical
rectangular coils are perpendicular to each other and share the same longitudinal axis. This
configuration ensures the non-zero induced voltage at any rotational angle. The multiphase
voltage-doubler diode rectifier is modeled with the parasitic diode capacitance taken into
account since its reactive load is not negligible at 6.78 MHz. The accuracy of the analysis
is validated by comparing modeled waveforms with experimental waveforms. Inner and
outer housings used to protect inner components and support the overall shape are 3D
printed. Finally, a flexible ferrite sheet is employed to redirect the magnetic flux to pass
through receiving coils without penetrating the PCB. The experimental data show a fully
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functional prototype that can be used to replace AA batteries and power existing consumer
electronics.

6.1.2 Frequency Synchronous Active Rectifier
In resonant WPT systems, the impedance mismatch occurs and degrades the overall
efficiency due to varying coil coupling and variable load. The impedance control technique
utilizing the phase angle of the active rectifier is investigated. According to the literature,
the PLL-based synchronization controller is robust but has never been used for highfrequency active rectifiers. Therefore, the impedance matching approach using the active
rectifier with the dynamic impedance-regulation controller utilizing PLL techniques is
investigated. Also, the analytical model for the synchronization loop dynamics is improved
in term of accuracy.

6.1.2.1 Receiving Coil and Metal Housing
Since the PRU is required to be integrated inside existing consumer electronics, the
metal housing of some devices introduces a challenge in the PRU design. A window is cut
at the center of the housing to allow the magnetic flux to bypass the housing and flow
through the coil enclosed area. However, this approach does not sufficiently mitigate the
destructive effect of eddy currents on the desired magnetic flux. An approach addressing
this issue is investigated: a small slot running from the central window to the outer edge is
cut out of the metal housing. Validated by the simulation, this technique not only alleviates
the detrimental phenomenon from the eddy current but also increases the coil coupling by
changing the eddy current direction.
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6.1.2.2 Power Stage Model and Design
The active rectifier is designed to achieve ZVS to reduce the switching loss which
is proportional to 𝑓𝑠 . A resonant tank including a hand-made toroidal inductor 𝐿𝑟 is utilized
to assist with ZVS achievement. Operating waveforms of the rectifier are modeled using a
time-varying state-space description. The parasitic elements of various power transistors
and passive components such as inductor ac resistance and drain-to-source capacitance are
incorporated in the model to improve modeling accuracy. In addition, the resonant interval
is also modeled. For the optimization process, the GaN device and 𝐿𝑟 are sweeping
parameters. The steady-state operating point of the rectifier is acquired using discrete-time
state-space techniques. The efficiency at each operating point is calculated to facilitate the
component selection process and find the optimal operating condition yielding the highest
efficiency. As a result, the EPC2007C GaN FET and 2 μH 𝐿𝑟 are chosen as optimal
components.
The PCB layout is designed to minimize parasitic elements and ensure the
symmetry in operating waveforms. Experimental waveforms exhibit minimal ringing and
overshot. In order to validate the power stage design, the end-to-end efficiency of the entire
open-loop WPT system is measured and compared to the analytical value. Also, the power
loss of the WPT system using a diode rectifier at similar operating conditions is measured
to showcase the benefit of the active rectifier in increasing efficiency. Based on the
comparison, it is seen that the power loss model accurately predicts the loss reduction of
1.75 W due to the active rectifier. Thus, the high modeling accuracy and low-loss power
stage design are verified.
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6.1.2.3 Synchronization Control
The phase-locked loops (PLL) technique is employed to synchronize the rectifier
operation to the WPT field. The synchronization control is accomplished using commercial
components, including a low-cost microcontroller. The secondary-side tuning capacitor
voltage 𝑣𝑐𝑠 is sensed as the reference signal for the synchronization control. 𝑣𝑐𝑠 is generally
90° of out phase with rectifier switching actions, resulting in high immunity to switching
noise. The synchronized feedback signal from the control is also used to drive rectifier
switching actions, completing the synchronization loop.
However, any sensed signal on the receiver is dependent on both transmitter and
receiver operation, creating inherent feedback from the power stage to the sensed signal
𝑣𝑐𝑠 . This feedback is analyzed when designing synchronization control. The model
developed in this work accounts for the transient time and reverse conduction of GaN
devices in the ZVS operation. Based on the analyzed control loop gain, an analog
compensator is designed to increase the bandwidth to 10 kHz for a faster response and
maintain a phase margin of 45° for stabilization. Experimental results in closed-loop show
the stable synchronization control in a full range of output power, from 0.02 W to 40 W.
To compensate for a wide range of loading conditions, an input phase control
scheme is utilized to enable the dynamic impedance matching capability. It employs an
external resistor connected between the compensator input and microcontroller’s GPIO pin
to inject or withdraw an amount of current 𝑖𝑜𝑠 . A digital variable is added to the control
algorithm to regulate the steady-state value of the compensator voltage level, which
effectively changes 𝑖𝑜𝑠 . Then the synchronization control automatically adjusts the rectifier
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input phase to compensate for 𝑖𝑜𝑠 . As a result, the equivalent load impedance is controlled
dynamically by changing 𝐴𝐷𝐶𝑜𝑓𝑓𝑠𝑒𝑡 values. Experimental data validate the feasibility,
wide range, and high resolution of the proposed control scheme. Therefore, the designed
synchronous active rectifier is highly efficient in terms of reducing loss and compensating
for wide loading conditions by dynamically changing its input phase.

6.2 Future Work
During the process of completing this thesis, further research directions have been
identified to improve the current design.
As mentioned in the literature review, the rectified voltage 𝑉𝑟𝑒𝑐 along with 𝜙𝑣𝑠 ,𝑖𝑠 is
used to control 𝑋𝑟𝑒𝑐 and 𝑅𝑟𝑒𝑐 separately. 𝑉𝑟𝑒𝑐 can be controlled by adjusting the duty cycle
of either the active rectifier or the voltage regulator at the output [20]. In the current design,
the duty cycle of the rectifier is set by an external resistor connected to the gate driver and
stays fixed during the entire operation. Another control scheme is required to adjust the
rectifier duty cycle dynamically, improving the impedance matching ability of the rectifier.
This additional control scheme will be investigated further in the next project.
After the power stage design and control of the synchronous active rectifier are
validated through experiments, the last step is to integrate it into existing consumer
electronics. The final version of the PCB without test points must be designed to fit in those
devices. For laptops with metal housing, the approach mentioned in Section 4.1 is utilized
to ensure the strong coupling between coils. For monitors, since the base generally has
enough space for receiving coil, the receiver has to be placed in the monitor body, far away
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from the receiving coil. A long wire required to connect them might have large parasitic
elements that must be taken into account when designing the tuning network.
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